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Abstract
In measurement and control systems there is often a need to synchronise
distributed clocks. Traditionally, synchronisation has been achieved using a
dedicated medium to convey time information, typically using the IRIG-B
serial protocol. The precision time protocol (IEEE 1588) has been designed
as an improvement to current methods of synchronisation within a dis-
tributed network of devices. IEEE 1588 is a message based protocol that
can be implemented across packet based networks including, but not lim-
ited to, Ethernet. Standard Ethernet switches introduce a variable delay to
packets that inhibits path delay measurements. Transparent switches have
been introduced to measure and adjust for packet delay, thus removing the
negative effects that these variations cause.
This thesis describes the hardware and firmware design of an IEEE 1588
transparent end-to-end Ethernet switch for Tekron International Ltd based
in Lower Hutt, New Zealand. This switch has the ability to monitor all
Ethernet traffic, identify IEEE 1588 timing packets, measure the delay that
these packets experience while passing through the switch, and account for
this delay by adjusting a time-interval field of the packet as it is leaving the
switch. This process takes place at the operational speed of the port, and
without introducing significant delay. Time-interval measurements can be
made using a high-precision timestamp unit with a resolution of 1 ns. The
total jitter introduced by this measurement process is just 4.5 ns through a
single switch.
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Chapter 1
Introduction
1.1 IEEE 1588
The ”Precision Clock Synchronization Protocol for Networked Measure-
ment andControl Systems” (PTP/IEEE 1588) [13] is designed to synchronise
clocks in measurement and control systems across packet based networks.
PTP allows for synchronisation of distributed clocks to sub-microsecond ac-
curacy with devices that may have differing precision, resolution, and sta-
bility.
The IEEE 1588 protocol was designed for low cost implementation in, but
not limited to, Ethernet networks, with plug and play functionality for ease
of installation. Synchronisation can be achieved with a minimum use of
network resources and can be implemented in systems with minimal com-
puting resources. Although IEEE 1588 can be implemented over any packet
based network, the major focus so far has been the development of IEEE
1588 over UDP/IPv4 (User Datagram Protocol over Internet Protocol ver-
sion 4).
PTP has been designed as an improvement on current time synchronisa-
tion technologies such as the network time protocol (NTP) and IRIG-B (a
high-precision serial protocol). NTP allows for synchronisation of network
1
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distributed clocks to a precision in the order of hundreds of microseconds,
which for many applications such as personal computer use is a sufficient
level of accuracy.
The serial IRIG-B protocol is widely used when a higher level of precision
(sub-microsecond) is required. IRIG-B must use a dedicated medium and
can present time derived from a high accuracy time source such as GPS.
This can present difficulties when a GPS signal cannot be accessed or the
use of a dedicated medium proves to be costly.
Industrial field bus technology has recently moved towards Ethernet as
a communication medium due to its prevalence, ease of installation and
low cost. In many installations, Ethernet wiring will already be present,
therefore simplifying and reducing the cost of setup. The ability of IEEE
1588 to use only a small component of total Ethernet network traffic makes
it an ideal choice for the distribution of time among nodes of an industrial
control environment.
Version 1 of the standard [1], published in 2002 has already started to be
adopted by industrial automation and test and measurement communities.
A full draft of version 2 of the standard has been approved and was pub-
lished in May of 2008 [13].
1.2 Ethernet Switching
Ethernet switches allow for a fully available, full-duplex communication
path between devices connected to the network. Switches use addressing
information within data packets to determine their correct destination and
forward them to the appropriately addressed destinations only. If multi-
ple messages are due to exit a switch port at the same moment, the switch
must use a buffer so that packets are not lost. In the event of the buffers
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becoming full, the switch will send pause frames to packet senders to delay
transmission.
1.3 Transparent Switches
The operation of IEEE 1588 relies on a measurement of the communication
path delay between the time source, referred to as a master, and the receiver,
referred to as a slave. This process involves a message transaction between
the master and slave whereby the message transmit and receive moments
are determined at the hardware level. Using this path delay information,
messages containing current time information are adjusted to account for
their path delay, therefore providing a more accurate representation of the
time information conveyed.
The path delay measurement process of IEEE 1588 involves the precision
timing of two messages — a sync message and a delay request. The average
path delay of the two messages gives the one-way delay. This however, as-
sumes that the communication path is completely symmetric. This assump-
tion does not hold in a switched network however, owing significantly to
the buffering process within Ethernet switches.
The IEEE 1588 protocol has devised transparent switches to measure and
account for this delay in a time-interval field within timing packets, thus
making the switches temporally transparent to master and slave nodes.
Transparent switches must perform this operation very accurately and at
the communication speed without introducing more delays.
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1.4 Project Objectives
This project revolves around the design of a product for Tekron Interna-
tional Ltd [21] of Lower Hutt. Tekron International Ltd are manufactur-
ers of GPS referenced clocks and time synchronisation solutions, primar-
ily for to the power generation and distribution industry. High-precision
GPS-referenced time sources play a central role in substation supervisory
control and data acquisition (SCADA) systems, where the IRIG-B protocol
is most often used to convey high-precision time-of-day information. Time
synchronisation greatly simplifies the task of substation fault analysis.
IEC 61850 is a recently published standard [2] which has been designed
to provide a substation network communication framework. The standard
currently specifies NTP as the required synchronisation method, however,
due to the low accuracy NTP provides, IEEE 1588 will be included in the
next revision of the IEC 61850 standard [27]. For Tekron International to
continue to compete and grow within the power systems synchronisation
market and expand into others, the development of an IEEE 1588 product
range is crucial.
The IEEE 1588 end-to-end transparent network switch will form an inte-
gral part of Tekron International’s IEEE 1588 product range. Prior to this
project Tekron had a small amount of Ethernet product experience but no
Ethernet switching experience. The initial product development brief was
therefore relatively open and so the project objectives were devised through
a literature and market research process.
Research was conducted to determine the current level of accuracy and
feature sets other companies have achieved. Market research indicated that
switches designed for the power systems or industrial market have to con-
form to certain standards specifying the environmental conditions that must
be sustained by the device. The majority of IEEE 1588 and ruggedised
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switches found have between five and eight fast Ethernet ports. Gigabit
Ethernet ports are also becoming prevalent.
The market and literature research also showed that there are currently
very few transparent switches available that conform to the recently pub-
lished version 2 of the standard. There are only five companies who may
have transparent switches and of these, only Hirschmann and OnTime Net-
works currently market and sell their products. The OnTime Networks de-
vice is a non-standard, version 1 transparent switch, designed prior to the
introduction of switch transparency to the standard.
Only Hirschmann and Agilent have published results of accuracy mea-
surements. Hirschmann claim that they expected to experience an increase
in slave local clock jitter due to the PHYs (physical layer transceivers) and
timestamp quantisation of 10 - 30 ns, but through testing found that only
10 ns of jitter was introduced when measured through several cascaded
switches [38]. These tests were conducted through 10/100 Mbps (megabit
per second) Ethernet ports. The Agilent transparent switch provides just
two gigabit Ethernet ports as it was designed for prototyping purposes.
Their design introduces up to 32 ns of jitter to IEEE 1588 event messages
[56].
It is the purpose of this thesis to develop an IEEE 1588 end-to-end trans-
parent Ethernet switch. This will involve either the selection or develop-
ment of an appropriate hardware platform, designed to suit a substation
environment. This hardware must sustain the ability to perform Ethernet
packet switching while monitoring and adjusting IEEE 1588 timing packets.
Appropriate firmware will be developed to allow for packet time-interval
correction, introducing approximately 10 - 30 ns of jitter to IEEE 1588 syn-
chronisation messages.
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1.5 Thesis Structure
This thesis takes the following structure:
Chapter 2 introduces the IEEE 1588 protocol further, detailing the process
used by master and slave clocks to achieve a high level of synchroni-
sation across a network.
Chapter 3 reviews the current methods of time synchronisation and de-
tails the purpose of IEEE 1588 alongside these. It introduces Ethernet
switching and IEEE 1588 transparent switches, and provides market
research as to the current state of ruggedised switches and IEEE 1588
switches.
Chapter 4 investigates the method through which the transparent switch
will be realised, details different design paths and justifies the chosen
route.
Chapter 5 describes the transparent switch hardware design process, de-
tailing the function of each of the hardware subsections and the de-
sign methodology used to achieve each while taking into account the
project objectives.
Chapter 6 covers the development of the VHDL firmware that allows for
high-precision IEEE 1588 event message time-interval measurement
and adjustment.
Chapter 7 presents the test environment and results.
Chapter 8 concludes the thesis with recommendations for future work and
a summary of the project in relation to the project goals.
Chapter 2
IEEE 1588 Overview
2.1 IEEE 1588 Operation
IEEE 1588 standardises the Precision Time Protocol (PTP). IEEE 1588 de-
fines the descriptors that characterise a clock, the states of a clock and the
allowed state transitions. It defines network messages, fields and seman-
tics, the datasets maintained by each clock and the actions and timing for
all IEEE 1588 network and internal events. It also describes a suite of mes-
sages monitoring the system, specifications for an Ethernet-based imple-
mentation and conformance requirements and gives some implementation
suggestions.
2.1.1 Message-Based Synchronisation
IEEE over is based upon the transfer of network datagrams to determine
system properties and to convey time information. A delay measurement
principle is used to determine path delay, which is then accounted for in the
adjustment of local clocks. At start up, a master/slave hierarchy is created
using what is called the Best Master Clock (BMC) algorithm (discussed in
Section 2.1.2) to determinewhich clock has the best source of time. The BMC
algorithm is then run continuously to quickly adjust for changes in network
configuration. Synchronisation is achieved using a series of message trans-
7
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actions between master and slaves. There are five message types - Sync,
Delay Request, Follow Up, Delay Response and Management - which are
used for all aspects of the protocol. A sequence of message transactions
takes place to synchronise a pair of clocks as shown in Figure 2.1. IEEE P1588/D1-P  
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Figure 12: Basic synchronization message exchange 
The message exchange pattern is: 
a) The master sends a Sync message to the slave and notes the time, t1, at which it was sent. 
b) The slave receives the Sync message and notes the time of reception, t2. 
c) The master conveys to the slave the timestamp t1 by: 
1) Embedding the timestamp t1 in the Sync message. This requires some sort of hardware 
processing for highest accuracy and precision, or 
2) Embedding the timestamp t1 in a Follow_Up message.  
d) The slave sends a Delay_Req message to the master and notes the time, t3, at which it was sent. 
e) The master receives the Delay_Req message and notes the time of reception, t4. 
f) The master conveys to the slave the timestamp t4 by embedding it in a Delay_Resp message. 
At the conclusion of this exchange of messages, the slave possesses all four timestamps. These timestamps 
may be used to compute the offset of the slave’s clock with respect to the master and the mean propagation 
time of messages between the two clocks, which in Figure 12 is the mean of t-ms and t-sm. 
 
The computation of offset and propagation time assumes that the master-to-slave and slave-to-master 
propagation times are equal. Any asymmetry in propagation time will introduce an error in the computed 
value of the clock offset. The computed mean propagation time will differ from the actual propagation 
times due to the asymmetry. 
6.5.4 Measuring link propagation delay in clocks supporting peer-to-peer path correction. 
The mechanism for measuring the link delay between two ports that implement the peer delay mechanism 
(see 6.4.5) is illustrated in Figure 13. This measurement is conducted by all ports implementing the 
Figure 2.1: Master-slave offset measurement
The message exchange process is as follows:
1. The master sends a Sync message to the slave and notes the time, t1, at
which it was sent.
2. The slave receives the Sync message and notes the time of reception,
t2.
3. The master conveys to the slave the timestamp t1 by:
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(a) Embedding the timestamp t1 in the Syncmessage (one-step). This
requires some sort of hardware processing for highest accuracy
and precision, or
(b) Embedding the timestamp t1 in a Follow Up message (two-step).
4. The slave sends a Delay Reqmessage to themaster and notes the time,
t3, at which it was sent.
5. The master receives the Delay Req message and notes the time of re-
ception, t4.
6. The master conveys to the slave the timestamp t4 by embedding it in
a Delay Resp message.
After this message exchange the slave will have four timestamps from
which can be determined both the slave offset (time offset by which the
slave clock leads or lags the master) and the network delay (the time taken
for packets to traverse the network link between the two nodes).
The link delay can be calculated as follows:
MasterSlavedelay = tms = t2 − t1
SlaveMasterdelay = tsm = t4 − t3
In each case, the time differences refer to times taken from different clocks
which may be offset from each other. However, if the assumption is made
that the delay in one direction is the same as the delay in the opposite direc-
tion, then the two equations can be combined as follows:
Delay =
(t2 − t1) + (t4 − t3)
2
(2.1)
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From Figure 2.1, it can be seen that the slave clock offset (the time interval
by which the slave leads the master) is given by:
Offset = t2 − (t1 +Delay)
Substituting from 2.1 above:
Offset = t2 − (t1 + 1/2 [(t2 − t1) + (t4 − t3)])
rearranging gives,
Offset = t2 − t1 − 1/2t2 + 1/2t1 − 1/2t4 + 1/2t3
= 1/2(2× t2 − 2× t1 − t2 + t1 − t4 + t3)
=
(t2 − t1)− (t4 − t3)
2
If two sets of Sync and Follow up messages are sent, then the drift be-
tween the two clocks (the phase change rate) can be found by comparing
the ∆time between the successive sync messages.
Drift =
∆timeslave −∆timemaster
∆timemaster
2.1.2 Best Master Clock Algorithm
The best master clock (BMC) algorithm is central to the operation of the
IEEE 1588 protocol. It specifies the method by which each clock determines
the best master clock in its subdomain out of all clocks it can see, including
itself. The decision is based upon the stratum (clock quality) number of the
local clock (GPS and Atomic are stratum 1), the clock identifier/accuracy
of the clock’s time base, the stability of the local oscillator and the closest
clock to the grandmaster (based on the spanning tree algorithm). If there is
a match between two ports in a subnet then the final decision is based upon
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the universally unique identifier (UUID) of the port. The algorithm was
designed so that no negotiation has to occur between clocks, while ensuring
that configurations with two masters, no masters or an oscillation between
masters never occur.
2.1.3 Switch Delays
The majority of Ethernet switches on the market use a store-and-forward
method to decide where to send individual packets. Incoming packets are
stored in local memory while the MAC address table is searched and the
cyclic redundancy field of the packet is checked before the packet is sent out
on the appropriate port/s. This process introduces variations in the time
latency of packet forwarding due to packet size, flow control, MAC (Me-
dia Access Control) address table searches, cyclic redundancy check (CRC)
calculation and the delays associated with incoming and outgoing packet
buffer queuing. The variations in these delays means that the assumption
that packet delay is the same in each direction is invalid, thus rendering the
path delay calculations of PTP inoperable. This issue has been be compen-
sated for with the use of two special switches, boundary clocks (version 1
and version 2) and transparent switches (version 2) [13].
2.2 Components of an IEEE 1588 Network
Version 1 of the standard published in 2002 [1] describes the devices needed
to comprise a PTP network. Version 2 of the IEEE 1588 standard has been
drafted, is in the final stages of balloting, and is expected to be published
in the near future. The principal changes from version 1 of the standard
are; provision for higher accuracy, optional shorter frames, varied update
rates (rather than 1 per second), unicast communications, rapid reconfigu-
ration after network changes, fault tolerance (through extensions to allow
for redundant systems) and the introduction of transparent switches.
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Figure 2.2 shows a possible IEEE 1588 synchronisation network topology.
The grandmaster clock is the primary time source, a boundary clock creates
segmented synchronisation subdomains, and ordinary clocks synchronise
to the boundary clock through end-to-end transparent switches.
IEEE P1588/D1-P  
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Synchronization between an ordinary and a boundary clock involves an exchange of PTP timing messages 
between the two clocks, for example over path-A. These PTP timing messages are not visible by other 
clocks in the system. Based on the PTP timing messages, the slave of such a master-slave pair executes 
some sort of servo mechanism to reduce the clock offset errors. 
 
Cascading servo loops can lead to accumulation of phase error along the cascade. Transparent clocks avoid 
cascaded servo loops by passing the PTP timing messages through the clock in the manner of an ordinary 
switch or router but in addition measuring the time spent by a PTP timing message within the transparent 
clock. These “residence” times are accumulated in a correction field in the PTP timing messages, which 
allows the slave to correct the timestamps, effectively removing the timing fluctuations that would 
otherwise be introduced by the switches. The penalty is that the master, in this example boundary clock-1, 
will have to process PTP timing messages, i.e., Delay_Req, from all slaves in the linear chain, rather than 
just from an adjacent boundary clock. 
NOTE—This scaling penalty on the master can be avoided by using peer-to-peer transparent clocks or boundary 
clocks.  
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Figure 16: Linear topology  
6.6.2.4 Rapid reconfiguration in multiply connected topologies  
In many applications devices are placed in a multiply connected topology, for example a mesh, as 
illustrated in Figure 17 or a ring. The alternate paths are logically removed to produce an acyclic topology 
by a protocol outside of PTP. In the event of a path failure these external protocols reconfigure the network 
to restore connectivity. Since PTP operates on top of this underlying, rapidly reconfiguring network, PTP 
will have to readjust the corrections for path length between master and slave after a reconfiguration.  
 
Figure 2.2: IEEE 1588 synchronisation network [13]
2.2.1 Grandmaster Clock
This is the primary reference source within a PTP subdomain, the ”ultimate
source of time for clock synchronisation using the PTP protocol” [1]. The
Grandmaster clock will generally have a high-precision time source, which
can be a GPS reference or an Atomic clock. If synchronisation is needed
purely within a network and not to any external reference (such as UTC -
CHAPTER 2. IEEE 1588 OVERVIEW 13
Coordinated Universal Time), then the grandmaster clock could also free
run.
2.2.2 Ordinary Clock
An ordinary clock is formally defined as a PTP clock with a single PTP port.
It operates as a node within a PTP network, and can be selected as a master
or slave within a segment according to the BCM algorithm. Ordinary clocks
are the most populous device within a PTP network as they are generally
used as the end nodes within a network connected to devices needing syn-
chronisation. Ordinary clocks can come in various forms and with various
interfaces to external devices.
2.2.3 Boundary Clock
Boundary clocks are defined within a PTP system to sit in place of standard
network switches or routers. Boundary clocks are defined as PTP clocks
”with more than a single PTP port, with each port providing access to a
separate PTP communication path” [1]. The boundary clock acts as an in-
terface between separate PTP domains intercepting and processing all PTP
messages and passing all other network traffic. The BMC algorithm is used
by the boundary clock to select the best clock any port can see. The chosen
port is set as a slave and all other ports of the boundary clock are asserted
as masters to their domain.
2.2.4 Transparent Switches
Transparent switches have been added to version 2 of the standard as an
improved method of forming cascaded topologies. Rather than acting as
a multi-port ordinary clock as boundary clocks do, transparent switches
update a newly introduced time-interval field within PTP event messages.
This 64-bit time-interval correction field allows for switch delay compensa-
tion to an accuracy of less than a picosecond.
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There are two types of transparent switches, end-to-end and peer-to-peer.
End-to-end transparent switches update the time interval field for the delay
associated with individual packet transfers, whereas peer-to-peer transpar-
ent switches measure the line delay associatedwith the ingress transmission
path and include this delay in the correction field also. Peer-to-peer trans-
parent switches can allow for faster reconfiguration after network topology
changes.
Chapter 3
Literature Review
3.1 Comparison to other protocols
The precision time protocol (PTP) has been designed as an improvement on
current time synchronisation technologies. Table 3.1 provides a comparison
of several major protocols. The network time protocol (NTP) allows for
synchronisation of network distributed clocks to a precision in the order of
hundreds of microseconds, which for many applications such as personal
computer use, is a sufficient level of accuracy. The serial IRIG-B protocol
is widely used for higher precision (sub-microsecond). IRIG-B must use a
dedicated medium and can present time derived from a high accuracy time
source such as GPS. This can present difficulties where a GPS signal cannot
be accessed and the use of a dedicated medium can also prove costly.
Recently, industrial field bus technology has moved towards Ethernet as
a communicationmedium due to its prevalence, ease of installation and low
cost. In many situations, Ethernet wiring will already be present therefore
simplifying and reducing the cost of setup. The ability of IEEE 1588 to use
only a small component of total Ethernet network traffic makes it an ideal
choice for distribution of time among nodes of an industrial control envi-
ronment.
15
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IEEE 1588 NTP GPS IRIG-B
Spatial A few Wide area Wide area Local
Extent subnets
Communi-
cations
Network Internet Satellite Dedicated
Target Sub- Few Sub- Sub-
Accuracy microsecond milliseconds microsecond microsecond
Style Master/Slave Peer Client/server Client/server
ensemble
Resources Small network Moderate Moderate Small
message and
computation
footprint
network and
computation
footprint
computation
footprint
computation
footprint
Table 3.1: Comparison of synchronisation protocols
3.2 Network Synchronisation
The precision time protocol arose out of a need for greater synchronisation
over networks, particularly Ethernet. Several different research institutions
were working in parallel to develop an improved method to NTP which is
currently the most common network synchronisation protocol. Several of
these research projects were incorporated into or have provided improve-
ments to IEEE 1588.
Time Triggered Ethernet (TTE) [44] was being developed by the Vienna
University of Technology Real-Time Systems Group. In a TTE network,
communicating nodes transmit data at specified intervals and nodes coop-
erate with each other to guarantee a constant amount of jitter and delay
through the network.
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A key component of a TTE network is a TTE switch that separates TTE
packets from standard Ethernet packets and makes sure that TTE packets
experience a constant transmission delay that is a priori known. The trans-
mission of TTE messages with a constant delay resulting in a bounded jitter
allows for the establishment of a global time with precision in the order of
1 µs [57]. Since the publication of IEEE 1588, TTE has incorporated IEEE
1588 to allow for a greater level of synchronisation accuracy [26].
SynUTC (SynchronisedUniversal TimeCoordinated) provides a very sim-
ilar architecture to IEEE 1588. SynUTC also incorporated a combined soft-
ware and hardware approach to achieve synchronisation accuracy in the or-
der of less than 100 ns [52]. SynUTCwas a joint project between Vienna Uni-
versity of Technology and Oregano Systems. A network interface card and
network switch were defined that would allow for synchronisation across a
network.
After the publication of IEEE 1588 version 1, several of the key concepts
from SynUTC were recommended to be added to IEEE 1588 version 2. The
accepted improvements included handling of asymmetric delays, on-the-fly
timestamping and the inclusion of so called ’master groups’.
It was recognised in [34] that in an Ethernet communication path there
can be asymmetric delays associated with the physical layer devices being
used. For the LSI Logic LSI80227 physical layer device the differences in de-
lay for data transmission and reception have been measured in [34]. In each
measurement in Table 3.2 a 100 m commercial off the shelf CAT-5 Ethernet
cable was used. After each measurement the cable has been unplugged to
force the device to readjust its channel parameters.
There can also be asymmetry associated with differences in the lengths of
CAT-5 (standard Ethernet) twisted pair copper cabling. The transmit data
pair and receive data twisted pair may differ in length resulting in an in-
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Exp delay A-B delay B-A difference
1 880 ns 872 ns 8 ns
2 792 ns 818 ns 26 ns
3 893 ns 878 ns -15 ns
4 910 ns 911 ns 1 ns
5 895 ns 929 ns 34 ns
Table 3.2: Delay measurements of a physical layer device
correct path delay calculation. According to the ISO/IEC 11801 standard -
Generic cabling for customer premises [24], CAT-5 cable can have a delay
skew (difference between propagation delays of transmit and receive lines)
of up to 50 ns per 100 meters of cable, and CAT-7 cable can have a delay
skew of up to 30 ns per 100 meters of cable.
On-the-fly timestamping was also suggested from experiences gained by
the development of SynUTC. Precise timestamps are added to packets as
they leave the network device removing the need for follow up messages,
removing an additional step for the ordinary clock PTP stack and also re-
ducing the network payload.
3.3 Applications of IEEE 1588
IEEE 1588 is useful in a wide range of applications of which a number of
papers have been presented. Initially evolving out of a research program at
Agilent Laboratories headed by Dr John Eidson, the precision time protocol
was designed to satisfy the need for synchronisation in test and measure-
ment environments but is also beneficial in various other industries. The
major uses for a high level of synchronisation within an industrial motion-
control environment are for sequencing event measurements, scheduling
outputs, synchronising actuation, time-stamping logged data and coordi-
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nating events with a GPS time base [31]. Multistand printing presses such
as that in Figure 3.1 process paper at up to 100 kph and therefore require a
very high level of synchronisation.
Figure 3.1: Multi-stand printing press [32]
Synchronisation is also very important within the telecommunications in-
dustry and this market has become a driving force in the progression of the
standard. GSM, WCDMA, and CDMA2000 (common mobile phone stan-
dards) require frequency accuracy of 0.05 ppm (parts per million) at the
air interface. CDMA2000 requires time synchronisation at the ± 3 µs level
(± 10 µs worst case) andWCDMA TTDmode requires accuracy of± 1.25 µs
between base stations [53]. These requirements over large distances created
the need for enhancements to the standard, specifically increased resolution
and accuracy, corrections for asymmetry, and the use of shorter frames.
The Audio Video Bridging Task Group (part of the Ethernet standards
working group) has the goal of providing a standard that will allow for
time-synchronised low latency streaming of audio and video data over wide
area networks. IEEE 802.1AS incorporates IEEE 1588 as the standard to per-
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form both time and frequency synchronisation [42]. Streaming audio and
video is widely used over Ethernet networks today, where the variable de-
lay that is introduced by the network is addressed by buffering and adaptive
clock recovery. These techniques introduce a large amount of latency and
the recovered clocks lack the time-of-day accuracy required to tightly syn-
chronise the rendering of AV signals at different locations, such as required
for digital speakers [35].
The IEEE 1588 protocol can also be implemented across wireless Ether-
net. This has applications such as location based LAN security, or proxim-
ity based control of industrial equipment. The high level of synchronisation
provided by IEEE 1588 could be useful in locating mobile nodes connected
to a wireless LAN [45]. A hardware prototype presented in [43] shows that
synchronisation accuracy close to the nanosecond level could be achievable
using hardware based packet timestamping.
3.4 Ethernet Switches
An Ethernet switch is used within networks to connect together different
network technologies at the MAC (Media Access Control) level. Ethernet,
Fibre Channel and ATM can all be connected together using a switch, which
will connect packets to their appropriate destination. This packet intercon-
nection can occur using information from one of the multiple OSI layers
defined by the OSI reference model [30].
Layer-1 hubs are essentially repeater devices that recreate any signal sent
to them on all of their ports. If multiple ports are trying to communicate at
the same time then this will cause collisions. The Ethernet specification [4]
allows for collisions to occur as Ethernet was originally defined to be used
across a shared coaxial bus. Collisions should of course be avoided as they
slow down the transfer of data.
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Layer-2 switches (the focus of this thesis) allow for data packets to be sent
to their appropriate destinations based upon Layer-2 addressing informa-
tion, specifically the MAC address. Switches learn the MAC addresses of
the devices connected on the different ports of the switch and send the data
packet appropriately. Layer-3 switches are termed routers and route data
packets based on the packet’s Layer-3 address, in the case of Ethernet this
is the IP address. Switches can therefore be used to create networks with a
high number of network nodes with little performance degradation.
As noted, switches introduce a variable delay to packets as they are routed.
This delay is mainly attributed to packet address lookup tables and input
and output queuing. Most switches have a number of queues to which
packets can be assigned depending their types. The Quality of Service (QoS)
field allows for packets to be classified into one of eight different priority
levels [55], and packets can be assigned to different output queues depend-
ing on their priority level. A highQoS prioritywill reduce the packet latency
to an extent but the variation is still greater than that required by IEEE 1588.
While the delay introduced to packets varies from switch to switch, com-
parisons can readily be made of packet delay variations introduced by var-
ious network mediums.
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Table 3.3 displays data from [29] which shows the mean latency, and the
peak-to-peak and standard deviation of the packet delay variation through
a crossover cable, a hub, a switch and a router under no load. As can be
seen, an increase in complexity of the device shows an increase in the packet
delay and variation.
Crossover Cable
Mean: 287.3 ns
Peak to Peak 10.0 ns
Standard Deviation: 4.5 ns
Hub
Mean: 659.8 ns
Peak to Peak 60.0 ns
Standard Deviation: 12.1 ns
Switch
Mean: 16.8 µs
Peak to Peak 310.0 ns
Standard Deviation: 70.1 ns
Router
Mean: 277.7 µs
Peak to Peak 212.5 µs
Standard Deviation: 20.6 µs
Table 3.3: Packet delay distribution and statistics
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Under the presence of packet loading, a switch will exhibit a larger delay
variation as can be seen in Table 3.4 (data from [29]). The standard deviation
increases significantly with an increase in traffic due to the competition for
output queues, and the increased size of packet address tables.
No Traffic
Mean: 16.8 µs
Peak to Peak 310.0 ns
Standard Deviation: 70.1 ns
10% Load
Mean: 17.9 µs
Peak to Peak 121.4 µs
Standard Deviation: 11.5 µs
25% Load
Mean: 19.6 µs
Peak to Peak 122.6 µs
Standard Deviation: 17.6 µs
50% Load
Mean: 48.0 µs
Peak to Peak 122.8 µs
Standard Deviation: 50.9 µs
Table 3.4: Packet delay as a function of load
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3.5 IEEE 1588 Switches
3.5.1 Boundary Clocks
Version 1 of the IEEE 1588 protocol [1] describes one method of removing
the negative effects that standard Ethernet switches have on the synchroni-
sation process. Boundary clocks create separate synchronisation domains
by segmenting the synchronisation path from master clocks to slave clocks.
Standard Ethernet messages are passed through the switch while synchro-
nisation messages are used to synchronise the boundary clock. Boundary
clocks are effective for networks in which slave clocks are not separated
from their synchronisation masters by more than a few switch hops.
Figure 3.2: Cascaded boundary clocks
Networks frequently have topologies where switches are cascaded, such
as in Figure 3.2. Each boundary clock uses a control loop to recover the local
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clock from its master, and when these control loops are cascaded non-linear
errors accumulate [38]. This effect is due to two principal mechanisms: (1)
the PTP message exchanges between different pairs of successive nodes in
the chain are not necessarily synchronized, and (2) there may be gain peak-
ing and noise generation in phase-locked-loop servos at successive nodes
[36]. The effect of these can be seen in the following measurements [47].
Figure 3.3: Boundary clock jitter [47]
Figure 3.3 displays the jitter experienced by a slave clock synchronising
to a master through different numbers of boundary clocks. It is seen that the
precision of a synchronised slave clock diverges from the linear plot of accu-
mulated errors. Boundary clocks also have the negative effect of increasing
the reconfiguration time of the network. After a network topology change
(which could occur if a master clock loses its GPS reference), the biggest
effect on time to resynchronise is the BMC algorithm. During reconfigura-
tion there is no synchronicity on the network as each clock’s local time must
be re-synchronised to that of its master. This reconfiguration time increases
linearly with the number of hops.
It should be pointed out that boundary clocks are still needed in IEEE 1588
synchronised networks as there will always be a need to translate between
CHAPTER 3. LITERATURE REVIEW 26
either protocol version or communication technologies. The measurements
cited above from [47] were made using Hirshmann switches developed be-
fore the ISPCS (International Symposium on Precision Clock Synchroni-
sation) meeting 2005. Improvements to the synchronisation methods of
boundary clocks were recognised and results were published at the 2007 IS-
PCS conference [48]. The improvements revolve around altering the delay
measurement process and the control loop for drift and offset measurement.
Figure 3.4: Improved boundary clock jitter and transparent switch jitter [48]
The reduction in jitter (Figure 3.4) through these adjustments is significant
as it has reduced the jitter to below that of a linear addition. The jitter shown
by a transparent clock over the same number of network hops is still much
less.
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3.5.2 Transparent Switches
Transparent switches, initially termed bypass clocks, were first introduced
in 2004 by Siemens [41]. Simulations were performed in order to investigate
the characteristics of boundary clocks compared to transparent switches
over a number of network hops. At the 2004 Conference on IEEE 1588 the
first transparent switch design was presented [51]. This transparent switch
(On-Time Networks T200) was a pre-standard design that allowed for end-
to-end switch transparency of version 1 sync and follow up messages.
The introduction of transparent switches allows for a far simpler solution
to correcting for variable switch latency. The key benefits [51] of the intro-
duction of transparent switches are as follows:
• No configuration required: Transparent switches do not have to cal-
culate and do not have to be considered in the calculation of the BMC
algorithm, so they do not necessarily have to send or receive man-
agement messages. It is however, possible for transparent switches
to have a data set accessible to other managed nodes on the network.
This data set would contain information such as the number of ports,
what delay mechanism is used (E2E or P2P), whether or not the lo-
cal oscillator is syntonised (frequency synchronised) to any port and
which port this is, and what the quality of the local oscillator is. How-
ever this information is not required by version 2 of the standard [13].
• Faster setup times: At initialisation and after a change in topology,
transparent switches do not have to resynchronise to a master clock
before they can be considered part of a valid synchronised path.
• Less interoperability problems: Each ordinary clock will have slight
differences in the way in which they implement the BMC algorithm.
Clock properties such as the estimate of the clock variance parameter
can change the way in which each clock calculates which clock is the
best master.
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3.5.3 End-to-end vs. Peer-to-peer
Each of these twomethods has their advantages and disadvantages. End-to-
end transparent switches scale poorly with the number of devices connected
to the subnet as the master sees all the slaves. This can introduce a 1:N
topology where there is one master communicating with a large number
of slaves. They are however, good for linear systems where there are lots
of daisy chained clocks. Peer-to-peer clocks however, scale well with the
number of devices attached to the subnet and can recover rapidly to changes
in network topology. They cannot resolve 1:N topologies as they cannot tell
which line delay is being calculated and they must also maintain path delay
measurements [31].
The initial application of this transparent switch is for the power industry,
where the number of individual devices needing synchronisation is in the
order of ten to fifty. The added benefits of using a peer-to-peer transparent
switch are therefore reduced. The additional complexity and development
time involved in the design of a peer-to-peer transparent switch is therefore
not initially justified, but should be allowed for by the hardware.
3.5.4 One-step vs. Two-step
PTP allows for two different types of timestamping methods, either one-
step or two-step. One-step clocks update time information within event
messages (sync and delay-request) on-the-fly, while two-step clocks con-
vey the precise timestamps of packets in general messages (follow-up and
delay-response). A one-step end-to-end transparent switch updates switch
delay in sync and delay-request messages as they pass through the switch
while a two-step transparent switch updates a field in the non time-critical
general message.
As using follow-upmessages and delay responsemessages to convey pre-
cise timestamp and time-interval data requires more network bandwidth
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and extra processing, it is the aim of this project to design an Ethernet switch
that can act as a one-step end-to-end transparent switch, rather than a two-
step.
3.6 Market Research
As this Master project was based around the development of a commercial
product it was important to consider the market in which this product will
be placed. The initial design brief was fairly broad in definition and there-
fore the first step was to scope the set of features that should be designed to
place the product in a position to compete in the current marketplace.
Initial research consisted of gathering information about competitors who
had products in any way similar to the transparent switch. This research
was extended to include ruggedized switches in order to get a basis of the
features that would be required by potential customers. These customers
will mainly be from the power utility, telecommunications and industrial
control areas, however Tekron International Ltd’s current customer base is
in the power generation and distribution control market.
3.6.1 Ruggedised Switches
There are many manufacturers of ruggedised switches for the power mar-
ket, two major manufacturers of which are Garretcom and Ruggedcom.
These two manufacturers both produce 19” rack mount switches and DIN
rail (standardised 35 mm wide metal rail) mounted versions, designed for
industrial environments.
In order for electrical instrumentation to work in industrial environments
it is required that this instrumentation must pass certain tests such as the
ability to work over a wide temperature range (typically -40◦C to +85◦C),
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have no air vents to reduce dust infiltration and have resistance to electro-
magnetic fields. There are a large number of IEC and IEEE standards out-
lining various EMI (electromagnetic interference) and environmental con-
ditions that products can be designed to comply with. Both Garretcom and
Ruggedcom comply with a large number of these standards which must
therefore be taken into account in this design.
The most significant of these standards is IEEE 1613 [3], which specifies
the IEEE standard environmental and testing requirements for communi-
cations networking devces in electrical substations. The standard speci-
fies a set operating temperature range, maximum voltage, voltage isolation,
impulse voltage, radio frequency susceptibility and electrostatic discharge
tests. These boundaries were taken into account and designed around in the
hardware development stage. Tekron International Ltd already has signifi-
cant knowledge in the design of substation hardened instrumentation.
3.6.2 IEEE 1588 Switch Manufacturers
The manufacturers of IEEE 1588 switches were very few when determining
the requirements of the transparent switch design. Hirschmann manufac-
ture IEEE 1588 network switches among other industrial control products.
They offer an extensive range of industrial switches for a large number of
feature sets and configurations. Their MICE series, MACH4000 series, Oc-
topus series and RS series of switches have variations that allow for IEEE
1588 version 1 boundary clock functionality. They currently do not have any
switches on the market that support IEEE 1588 version 2 however, but they
have been active in the annual IEEE 1588 conferences and have displayed a
MICE series switch with end-to-end transparent switch capabilities [47].
OnTime Networks, a division ofWestermo, have a very limited IEEE 1588
product offering but have beenmajor contributors to the standard. The T200
8-port real-time switch was the first switch to offer transparency, and did so
before transparency was included in the standard. Version 1 transparency
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lead the way for transparency to be included in version 2 of the standard.
The T200 has been designed to be a ruggedized version 1 grandmaster clock
synchronised to a GPS reference and a version 1 transparent switch with
eight 10/100 Mbps over copper ports or six 10/100 Mbps over copper and
two 100 Mbps over fibre [7].
Teletronics corporation have two switch products that support IEEE 1588;
a 5-port 10/100 switch and an 8-port 10/100/1000 switch [9]. It is not clear,
however, whether these switches allow for boundary clock or transparent
switch operation. They can both act as grandmaster clocks (likely version 1)
with a GPS reference. Both Tellabs Inc. [22] and RADData Communications
[8] mention the design of IEEE 1588 products but have yet to market any.
Since the initial project research was carried out, a few more switches
have appeared. Cisco has incorporated IEEE 1588 technology into their
IE3000 range of switches, though they are not very specific about what
functionality this switch has. This range of switches are ruggedised, either
DIN rail or 19” mount, and have up to eight 10/100 Mbps ports and two
10/100/1000 Mbps ports over either fibre or copper [11].
The Beckhoff automation CU2508 is a 9-port Ethernet switch that sup-
ports IEEE 1588 over eight 10/100 Mbps and one 10/100/1000 Mbps ports.
Beckhoff are, however, very vague about the specifics of the switch’s func-
tionality [12].
3.6.3 Switch Accuracy
Of the switch manufacturers surveyed in Section 3.6.2 only Hirschmann has
presented results from testing of a pre-standard prototype end-to-end trans-
parent switch [38]. The jitter expected from a Hirschmann transparent clock
was stated to be between 10 ns and 30 ns, the result of timestamp quantisa-
tion and PHY jitter.
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Using a directly connected master and slave with no load, the standard
deviation was found to be 20.6 ns over a 12 hour period. Placing a single
transparent switch in between the master and slave resulted in a standard
deviation of 24.2 ns over a 1.5 hour period. The introduction of a 90% load
increased this standard deviation to 25.2 ns.
Tests were thenmade by cascading 7 transparent switches. With no load a
standard deviation of 33 ns was experienced over a 1 hour period. This stan-
dard deviation increased to 34.4 ns when a 90% load was introduced. After
taking measurements over a 5 hour period this result reduced to 33.9 ns.
The only other quantified data of transparent switch jitter measurements
are from an Agilent Technology’s two port gigabit transparent switch pro-
totype [56]. Their design introduces up to 32 ns of jitter to the path of timing
messages. The major source of this jitter is from the quantisation errors of
incoming and outgoing timing messages.
3.6.4 IEEE 1588 Switch Development Board
There are also two IEEE 1588 switch development boards which support
version 1 and version 2 of the standard. National Semiconductor, Altera
and MoreThanIP developed an 8-port 10/100 Mbps switch with IEEE 1588
timing control and programmable uplink, using IP (intellectual property)
fromMoreThanIP for a fee of US$70,000. This IP does not include the source
code and therefore the product would have a reliance on MoreThanIP for
any modifications or improvements to the switch. The complexity of the
core also means it would require a large and therefore expensive FPGA and
the development board is not suitable for an industrial environment.
Oregano Systems Design and Consulting GesmbH also have a develop-
ment board and IP for an 8-port 10/100 Mbps switch based on a different
architecture to that of the Altera, National, and MoreThanIP system. Their
development board is intended for small volumes or prototyping purposes
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and can be used with a separate CPU board for configuration and ordinary
clock functionality. This device is also not suitable for industrial environ-
ments.
These development options show the two current practical approaches
to the design of an IEEE 1588 network switch. The Altera, National and
MoreThanIP system uses a FPGA to perform all standard switch function-
ality and the IEEE 1588 functionality. In this case a very large and fast FPGA
must be used to allow for all switch features.
The approach taken byOregano Systems uses a separate integrated circuit
to perform all switching functionality thereby removing the need for the
packet switching to be designed and reducing the FPGA size required. This
benefit comes at the cost of added printed circuit board complexity, space
and IC interconnects. The Oregano Systems solution also uses a large and
fast FPGA, however, due to the complexity of their FPGA hardware design.
Through the initial market research the switch features and some func-
tionality were determined. The number of design paths was initially quite
large as the actual development implementation had to take into account
the availability of necessary hardware.
3.7 Summary
Version 1 of the IEEE 1588 standard [1] introduced boundary clocks as a
means of correcting the variation in packet delay through networks. A
boundary clock is by definition ”a clock with more than a single PTP port,
with each PTP port providing access to a separate PTP communication path.”
Each PTP port issues and receives PTP event messages which it uses to syn-
chronise its local clock. Local clocks must be adjusted using control loops to
change the local time and frequency of the clock and time counter to that of
the master clock.
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It was determined that the switch must have a minimum of eight fast Eth-
ernet (10/100 Mbps) ports and to act as an end-to-end transparent switch.
Ideally the switch will incorporate management functionality for such pur-
poses as configuration of VLANs (Virtual Local Area Networks) and statis-
tics gathering. The switch should have a minimum feature set of VLAN
capability, packet classification, QoS and the ability to perform the require-
ments of the spanning tree protocol. Accuracy in the order of 25 to 30 ns
should be aimed for based upon the measurements from Hirschmann and
Agilent tests.
Chapter 4
Hardware Design
4.1 Overview
As has been described in the literature review, there is currently no hard-
ware platform suitable for the development of an OEM IEEE 1588 end-to-
end transparent switch. As IEEE 1588 is still a relatively new protocol, with
version 2 of the standard soon to be published, there are also no application-
specific integrated circuits (ASICs) that will allow for the switch to be re-
alised.
The hardware was designed from both a production-ready and usabil-
ity perspective; it also had to be modular to assist in the role of the board
as a prototyping platform. This modularity was incorporated so that the
platform was not fixed to a specific hardware configuration. Significant re-
search was conducted to determine the fastest but also the most economical
design path. The complexity of the design and of the components used
resulted in a high prototype manufacturing and assembly cost of approxi-
mately NZ$4500. It was therefore important to create a design that was as
close to production ready as possible to avoid recurring costs.
The hardware was designed to allow for flexibility in the firmware de-
sign. It was important to allow for firmware and software that does not rely
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heavily on the continued contribution of external contractors and does not
require a large initial purchase cost.
4.2 System Design
4.2.1 Hardware Requirements
Through market research it was found that the following product features
would be necessary in order to compete with current competitors. The
switch should contain at least eight fast Ethernet ports and a gigabit port
for connection to a backbone network.
Support should be provided for:
• auto-negotiation on all ports
• tag-based VLAN
• full wire-speed packet forwarding
• memory for large number of network MAC addresses
• quality of service (QoS)
• allowance for remote management and remote firmware upgrade
• both half and full duplex operation
• spanning tree protocol
An IEEE 1588 transparent switch must contain timestamping hardware in
order to provide the accuracy needed for greatest overall system synchroni-
sation. This restriction limits hardware options to those that can determine
the precise arrival time of PTP packets at a hardware level. As IEEE 1588
is still a very young protocol, there is very little application-specific silicon
available. This will start to change soon, however, as version 2 of the stan-
dard has just been published and the popularity of IEEE 1588 is increasing.
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c) Each protocol engine has the additional function of resolving the states of all ports to determine 
which port provides the time signal used to synchronize the local clock. 
The messages related to synchronization, establishing the master-slave hierarchy, and signaling, see 6.3, 
terminate in the protocol engine of a boundary clock and are not forwarded. Management  messages are 
forwarded to other ports on the boundary clock subject to restrictions to limit the propagation of these 
messages within the system.  
 
The boundary clock model of Figure 3 is applicable only to PTP messages. For all non-PTP messages the 
boundary clock behaves as a normal network component, e.g. switch, repeater, or router. 
 
A boundary clock is typically used only as a network element and is not normally associated with 
application devices such as sensors or actuators. 
 
6.4.4 End-to-end transparent clocks 
The model of an end-to-end transparent clock is illustrated in Figure 4. 
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Figure 4: Model of an end-to-end transparent clock 
The end-to-end transparent clock forwards all messages just as a normal switch, router, or repeater. 
However for PTP event messages, the residence time bridge, shown in Figure 4, measures the residence 
time of PTP event messages (the time the message takes to traverse the transparent clock). These residence 
times are accumulated in a special field, the correction field, of the PTP event message or the associated 
follow up message (Follow_Up or Pdelay_Resp_Follow_Up). This correction is based on the difference in 
the timestamp generated when the event message enters and leaves the transparent clock. Any updates to 
checksums required by the network protocol are made. Note that the value of the correction update and 
Figure 4.1: Model of an end-to-end transparent switch [13]
The gen ral block diagram f a n -to-end tr nsparent switch is shown
in Figure 4.1. Logic within each port of the switch is used to determine
whether the packets passing through are general Ethernet messages (which
the switch must not disturb) or IEEE 1588 event messages. If IEEE 1588
event messages are detected then high-precision timestamps must be gen-
erated in order to measure the residence time of the packet. A transparent
switch could also snoop on these packet data in order to syntonise its own
local oscillator.
The time-interval field of IEEE 1588 event messages is adjusted according
to the model shown in Figure 4.2. The difference between the timestamps
from the ingress port and the egress port should be calculated and added to
the current time-interval field of the packets to account for the time which
the packet spent within the switch. This correction for residence time effec-
tively makes the switch transparent, in terms of latency, to the end nodes.
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checksums are specific to each output port and message since the residence times are not necessarily the 
same for all paths through the transparent clock or for successive messages on the same path. The 
correction process is illustrated for an arbitrary pair of ports in Figure 5. 
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Figure 5: End-to-end residence time correction model 
The timestamps used in computing the residence time are based on timestamps generated from the local 
clock. Since these accumulated residence times are used by a slave to adjust the time provided by a master 
it is important that any errors resulting from differences in the rates of the master and the transparent clocks 
are negligible for the accuracy required by the application. Since it is possible that the rates of the master 
and local clocks (essentially the definition of the second on the two clocks) can differ by 0.02%, the error 
introduced is 0.02% of the measured residence time. Thus for a residence time of 1 ms the maximum error 
is 200 ns. These errors may be unacceptably large. To reduce these errors, the rate of the local clock can be 
made equal to that of the master, i.e. syntonized, by observing the timing information in received Sync 
messages corrected for any upstream residence times. The residence time bridge performs this function and 
passes the needed rate corrections to the rate control loop in the local clock. 
 
An end-to-end transparent clock may be used as a network element or it may be associated with application 
devices such as sensors or actuators. In the latter case, an ordinary clock will be combined with the 
transparent clock to provide real-time support for the application device. A model of such a combined 
device is illustrated in Figure 6. 
 
In Figure 6, when the ordinary clock is a slave, the timing information includes the ingress timestamp. 
When it is a master it includes the egress timestamp. The residence time bridge delivers the incoming PTP 
timing messages, the Announce messages, the ingress timestamp generated by the incoming Sync message, 
and any internal timing corrections to the protocol engine of the ordinary clock. The protocol engine 
computes the correct time based on this information and sends it as input to the local clock. If the ordinary 
clock were a master then it would originate Sync and Follow_Up messages with the sending timestamps 
referenced to the local clock of the ordinary clock and based on internal timing corrections and the egress 
timestamp. In practice the end-to-end transparent and ordinary clock functions would share a common 
physical clock. 
 
A master connected to several slaves via end-to-end transparent clocks is required to process the 
Delay_Req messages from all such slaves since these messages are forwarded by the end-to-end 
transparent clock.  
Figure 4.2: End-to-end residence-time correction mo el [13]
4.2.2 Hardware Timestamping
TCP/IP software stack jitter and buffer delays reduce timestamp accuracy,
therefore timestamp hardwaremust be added tomonitor packets at the clos-
est point to t e phy ical channel as pos ible. The Media Independen Inter-
face (MII) s the interface between the Media Access Controller (MAC) and
the Physical layer transceiver (PHY). At the MII he only diffe ence between
the packet timestamp and th actual packet arrival or transmission time is
the delay associated with the PHY devic , and any d terminable del s as-
sociated with timestamp generati n.
Figure 4.3: Hardware assist point and timestamp point
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Figure 4.3 shows the location of hardware-assist timestamping and the
position in the packet where this timestamp should be taken. Timestamps
generated in this way can be adjusted for incoming and outgoing PHY de-
lays so that the timestamp is an accurate indication of actual packet arrival
or transmission time.
4.2.3 MII vs.RMII
The MII is used to connect a fast Ethernet MAC block to a PHY. The stan-
dard MII consists of 13 pins for data, clock and control signals, using 4-lines
for transmit and receive data paths. Fast Ethernet (10/100Mbps) is encoded
using 4B/5B encoding which translates 4-bit data to/from the MII to 5-bit
physical channel data to ensure there are transitions available for the re-
ceiver to recover clocking information.
The RMII (Reduced MII) uses two transmit and receive data lines rather
than four by adding a conversion layer to the 4-bit data stream and clocks
transmit and receive data using the same clock that is provided to, rather
than generated by, the switch. The delays associated with FIFO buffers and
clock alignment used in this conversion add a variable delay to transmit
and receive times of the data stream. The National Semiconductor DP83848
and DP83849 real-time optimised PHYs described in detail in [54], show a
significantly larger range in the latency associated with transmission and
reception of data using the RMII rather than the MII.
In documented tests [54], measurements were made of the total prop-
agation delay between two DP83848 PHY devices operating in 100 Mbps
mode and connected through a 10 m CAT-5 cable. It was found that using
the MII resulted in a minimum delay of 356.5 ns and a maximum delay of
358.0 ns therefore resulting in a latency variation of 1.5 ns. The same test
was conducted using the RMII, resulting in a minimum delay of 618.5 ns
and a maximum of 654.0 ns, showing a latency variation of 35.5 ns.
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These test data indicate that theMII allows for greater accuracy on receive
and transmit timestamps than a RMII (Reduced MII) or SMII (Serial MII;
1-bit data signal), outlining the need for use of the MII for high-precision
timing applications. The MII does, however, use a greater number of data
signals; this has several implications. More data signals require a larger
number of input and output pins on the integrated circuits that are com-
municating, and therefore a larger number of pcb traces to connect these
pins.
4.2.4 Hardware Options
The Freescale MPC8260E Communications Processor offers IEEE 1588 hard-
ware timestamping and a IEEE 1588 protocol stack can be purchased that
has been ported to the device by IXXAT [5]. This device features eight fast
Ethernet ports, two Gigabit ports, and an 8-port L2 10/100-Base-T Ethernet
switch (Figure 4.4). This device could be used to develop a boundary clock,
or a two-step transparent switch.
It was found that the Freescale processor was available only in small pre-
production quantities; a development kit was not available for some time
and was also quite expensive as are the individual ICs. The chip is highly
complex and would involve a large amount of hardware development time,
and the IC has a large number of superfluous features and peripheral con-
trollers. This device also does not have the ability to timestamp packets
on-the-fly and therefore would only be applicable to two-step transparent
switches [6]. Information on this device is also very scarce; for a time a de-
velopment kit was available through the Freescale website but this device
has since been removed from the website and it seems as if it may have been
taken off the market.
Another option was to use a Field Programmable Gate Array (FPGA),
and develop all functionality on a single device. Owing to the highly con-
figurable, hardware-programmable nature of FPGAs, this method would
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Figure 4.4: MPC8360E block diagram
allow for full customisation of the switch features and hardware timestamp-
ing. An FPGA allows for the parallel processing and high number of I/O
required to allow for hardware-level timestamping on multiple ports.
All switching functionality could potentially be designed onto an FPGA.
However, owing to the complexity of the Media Access Controller (MAC)
design, the large number of switching features that would need to be im-
plemented, such as spanning tree protocol, tag-based VLANs, QoS support,
and the difficulties involved in allowing for full wire-speed forwarding on
all ports, a very large FPGA and long development effort would be required.
It was determined that the FPGA-only solution would not be a viable devel-
opment path.
The other possible hardware design path was to use a switch-on-a-chip
IC to provide all switching functionality and to monitor and adjust IEEE
1588 packet data using separate dedicated hardware. The data-path moni-
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toring and adjustment could be performed by either a microprocessor or a
FPGA. Multiple packet data-paths need to be clocked at between 25 MHz
and 125 MHz. A single-core microprocessor carries out an instruction set
in a sequential manner and therefore does not lend itself well to processing
multiple medium-speed data-paths. The hardware programmable nature
of an FPGA allows multiple separate processing paths and is therefore far
more suited for this task.
Switch-on-a-chip manufacturers were researched to see if there are suit-
able ICs that matched some of the switching feature requirements. The
switch also has to have a CPU interface with appropriate packet filtering
to allow for management functionality and to allow for IEEE 1588 packets
to be processed. Several semiconductor manufacturers produce products
that meet these needs and so this design path was chosen.
4.3 Component Selection
Figure 4.5 shows a block diagram of a switch-on-a-chip based transparent
switch. This model has also been used in several papers [51], [38] and [39].
The switch-on-a-chip implements all standard switch features, while the
FPGA is used to perform hardware timestamping at theMII. The embedded
CPU performs all management operations through an interface that can be
used to filter management and control packets. Switching ICmanufacturers
were surveyed to find an appropriate switching device.
4.3.1 Switch-on-a-chip
There is a general move in the market towards integrating all switch com-
ponents (switch fabric, memory, and control logic) onto a single IC, thus
reducing board complexity and pin count (Figure 4.6). Many switch-on-a-
chip manufacturers also now use integrated PHYs, in turn removing access
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FPGA
Switch
Ethernet PHY
 Embedded CPU Packet Monitoring/Processing
Figure 4.5: Switch block diagram
to the MII. Access to packet data in a digital form is necessary in order to
take timestamps and to make changes to the packet information on the fly.
MAC and 
PHY
MAC and 
PHY
MAC and 
PHY
MAC and 
PHY
Filtering
Memory
Address Lookup 
Engine
Switch Fabric
Figure 4.6: Switch-on-a-chip with integrated PHYs
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As mentioned previously, the most effective location for packet moni-
toring in order to achieve the most accurate timestamping is at the MII. It
would be possible to access packet data in a digital form outside a switch
with integrated transceivers if the digital signal is recreated. This could
be achieved if separate external transceivers are used to both recreate the
packet data in a digital form and then to modify it back into its analog form
for transmission, as represented in Figure 4.7. This method adds to the com-
plexity of the board design, the board area, and the component count and
therefore did not present a viable design path.
Figure 4.7: Recreation of MII using extra PHYs
This factor has significantly reduced the number of switches on the mar-
ket which could be useful in this design. The manufacturers that produce
switches without integrated PHYs includes, Atmel, Intel, Marvell, Realtek,
Switchcore, VIA, Vitesse, and Conexant (packet switching IP previously
owned by Zarlink). Of these manufacturers, Atmel no longer produce their
AT79C1030, the Intel IXE5416 is obsolete, theMarvell chip uses a high-speed
serial gigabit interface too fast for a low-cost FPGA, the Realtek RTL8318P
has no spanning tree protocol support, Switchcore are going into liquida-
tion, and the Vitesse VSC7384 is not recommended for newdesigns. This left
two manufacturers’ chips with very similar product features — the VT6510
from VIA and the CX97316 from Conexant.
The VT6510 from VIA uses RMII on all of its ports whereas the CX97316
from Conexant provides the option of either RMII or MII. After some en-
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Figure 4.8: System block diagram of Conexant CX97316
quiries to VIA it was also found that the VT6510, while still available, has
been superseded by a switch with integrated PHYs. The switch-on-a-chip
from Conexant has a gigabit port using a GMII which also makes it prefer-
able. This IC has 8 fast Ethernet ports (MII or RMII), 1 gigabit port (GMII)
and a CPU interface which can be accessed either by ISA bus or serial, or by
using a reverse MII (Figure 4.8).
PTP packets use UDP logical port numbers 319 and 320. The CX97316 has
the ability to filter packets based on the layer 3 UDP port numbers, which
can be used to filter PTP packets to the CPU. This can be used to provide for
all management functionality and could also allow for the switch to operate
as either a boundary clock or peer-to-peer transparent switch. The switch
can also be used to prioritise packets into one of two priority queues based
on UDP port number and therefore IEEE 1588 packets can be given priority,
reducing the packet forwarding delay.
The CX97316 has a very good feature set, incorporating all standard switch
features currently offered by switches on the market. The CX97316 supports
the spanning tree protocol (IEEE 802.1D) and the rapid spanning tree pro-
tocol (IEEE 802.1w). VLANs are supported and can be set up to be either
port-based or VLAN tag-based. The switch allows for multiple configura-
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tion interface options. An 8/16-bit parallel interface or serial +MII allow for
switch management and packet forwarding to a management CPU. A serial
interface allows for light management, while an I2C interface allows for an
unmanaged mode. The CX97316 also has an industrial temperature rating
for operation from -40 ◦C to +85 ◦C.
The CX97316 has all the required features and is currently available from
Caelera who are Conexant’s agent for Australasia. The CX97316 is part of
a switching product range that Conexant recently purchased from Zarlink
where the CX97316 was formerly denoted the ZL50408. A quote was ob-
tained through Caelera and the device is priced at US$51.50 each for quan-
tities 20 - 99, US$38.50 each for quantities 100 - 999 and US$29.85 each for
quantities above 1,000. Enquiries as to the lifetime of the product came back
positive with no intentions to make the product end of line in the near fu-
ture.
4.3.2 FPGA
An Altera Cyclone-II industrial temperature range FPGA was chosen for
this design. This decision was based upon many different factors, most no-
tably higher clock speeds available for the low-cost device in comparison to
competitors, a user-friendly development environment, and the abilities of
the NIOS II soft processor.
TheNIOS II processor is a highly configurablemicrocontroller. The Altera
Quartus II development environment includes a GUI module called SOPC
(System-On-a-Programmable-Chip) builder that allows for custom micro-
controllers to be built with a large number of peripheral interfaces. Using
SOPC builder, a NIOS II micro-processor can be extended with multiple
SDRAM, CFI flash, GPIO, RS-232 and other interfaces in order to build a
configurable and expandable soft microcontroller. A 16-bit parallel interface
will be used to perform management features of the switch such as SNMP
services, and a web-based configuration.
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A development board was purchased in order to become more familiar
with this FPGA and the Altera Quartus II development environment. The
DE2 development board manufactured by Terasic was selected as it had
a reasonable price of US$495 and a EP2C35F672C6 Cyclone II which is a
medium logic density device [23]. This development board has a number
of general-purpose I/O, some toggle switches and LEDs for user input and
output, 8 Mbytes SDRAM, 4 Mbytes flash memory and all configuration
hardware. This development board also contained an Ethernet interface
controlled by an external MAC/PHY IC — the DM9000A. This Ethernet
interface IC has an ISA bus interface very similar to that of the CX97316
switch IC and so was useful for familiarisation.
The Cyclone II EP2C35 series has a total of 33,216 logic elements. This
number would allow for approximately six standard NIOS II processors,
or approximately six 10/100/1000 Mbps Ethernet MAC cores to be imple-
mented. It was determined that this would allow for the required logic
density.
The required number of I/O was an important factor as user I/O is a
major dictating factor in the price of the FPGA. Table 4.1 shows the required
connections for each component interface. The LED interface is optional but
each other interface is required for an 8-port switch, allowing for the option
of using either a MII or RMII to interface to the PHYs.
Using a MII for the 10/100 Mbps ports requires a minimum of 13 sig-
nals to the switch, including receive and transmit clocks. All these signals
must pass through the FPGA at the same time so that the packet data can be
monitored and modified if need be. The PHYs used (National Semiconduc-
tor DP83849IF) provide these 13 signals plus event interrupt outputs and a
receive-error output (RXDER) when configured to use a MII interface. As
the hardware is a prototyping platform, all these signals need to be fed to
FPGA I/O to ensure they are accessible if needed, although the switch IC
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Component Interface Number of Pins Required
MII (per port) 2 x 13 + Optional Interrupt and RXDER
RMII (per port) 2 x 6 + Optional Int + 1 x Clock per PHY
GMII (per port) 25
RS-232 2
SDRAM (8 Mbyte) 39
FLASH (4 Mbyte) 34
CPU Interface 23
FPGA Config 5
MDIO Monitor 2
100 MHz Clock Output 1
LEDs 18
OSC - PWM 1
Reset Control 2
Table 4.1: FPGA I/O requirements
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does not require the RXDER or interrupt signals. If the MII is used on each
of the eight 10/100 Mbps ports, these signals equate to 224 required I/O or
28 signals per port. Adding this to the other required FPGA interface signals
from Table 4.1 equates to a total of 383 I/O pins.
If a RMII is used only 6 signals are required by the switch. The receive
and transmit signals are clocked by a 50 MHz clock provided to each of the
PHYs, the switch, and the FPGA. The RMII also provides receive-error and
event-interrupt outputs that could be required by internal logic. If the RMII
interface is used for all ports, a total of 114 FPGA I/O pins are required —
14 for each port plus a clock. Including all other required interfaces, a total
of 273 I/O pins would be required.
The Cyclone II EP2C35 family has 484-pin and 672-pin variants with 322
and 475 usable I/O respectively. The 484-pin devices generally cost 10%
less than the 672-pin and are inherently far easier to route. The advantages
of using a MII over a RMII have been detailed in Section 4.2.3, the bene-
fits of which could however be outweighed by the advantages of using a
smaller FPGA. It was therefore decided that both interfaces would be used
in the hardware prototype in order to evaluate the differences in accuracy
that are experienced in an actual IEEE 1588 synchronisation network. Four
10/100 Mbps ports use a MII; the other four use a RMII.
The EP2C35F672I8 672-pin device was therefore selected to be used for
the prototype hardware. This FPGA allows for all device configuration con-
nections, a 4 Mbyte flash memory, 8 Mbyte SDRAM, and enough I/O to
channel all MII, RMII and GMII signals through the device. This Cyclone-II
device also has four phase-locked-loops (PLLs) to allow for internal clock
frequency multiplication, division and phase adjustment, which are impor-
tant for accurate timestamp generation; this will be detailed more in the
Firmware Development chapter.
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µCLinux
TheNIOS-II processormust run a TCP/IP stack to processmanagement and
configuration packets and therefore an operating system should be used
(unless a single-threaded stack is implemented). µCLinux is a cut-down
distribution of Linux without a memory management unit and can run on
microprocessors with as little as 8 Mbytes of RAM. This OS has been ported
to the NIOS II processor. An active community of developers maintain a
wiki [17] with information and tutorials to allow for µCLinux to be used
on the DE2 board and also custom-made designs. Other operating systems
could be used for this purpose, however these all come at a high price for
limited-period support. To allow for µCLinux or possibly another OS to
be used with the NIOS II processor, a minimum of 8 Mbytes of SDRAM is
needed and non-volatile memory to store the OS and program data.
4.3.3 Physical Layer Transceiver
10/100 Mbps PHY
Many PHY manufacturers were surveyed in order to select an appropriate
10/100 Mbps PHY device. The major selection criterion was the receive and
transmit latencies, whether this information was available in literature, and
that the variation in latency of the device was very small. The majority of
PHY manufacturers did not specify latency measurements for their PHY
devices. The National Semiconductor DP83849IF dual port 10/100 Mbps
PHY has detailed specifications on the latency specifications of the device,
and has been designed specifically for real-time applications and therefore
has a reduced latency [49].
The National Semiconductor application note AN-1507 details measure-
ments performed using the DP83849IF [54]. Measurements made using a
loopback cable (< 1 cm) show a latency variation with a range of 0.75 ns,
and when using a 10 m cable the range of the variation is 1.5 ns when using
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a MII and 35.5 ns using a RMII. Depending on the requirements of the sys-
tem, this range may be sufficiently low enough to allow for accurate packet
delay measurements through the switch.
10/100/1000 Mbps PHY
The selection of a gigabit PHY proved rather difficult as very few PHYs
currently on the market allow for the combination of 10/100/1000 Mbps
speeds over a GMII (as opposed to Reduced GMII or Serial GMII) and in-
dustrial temperature range while also giving packet latency measurements.
The Marvell 88E1111, however, fits this criterion well. The delay between
the transmission of the digital signal on the GMII and the signal appearing
on the cable is between 76 ns and 84 ns when operating at 100 Mbps, and at
1000 Mbps the delay is between 64 ns and 72 ns.
4.3.4 Memory
As mentioned, in order to run µCLinux it is important to allow for at least
8 Mbytes of SDRAM to be accessible. A Mircon MT48LC4M16A2 IT in-
dustrial temperature range SDRAM IC was used to provide 8 Mbytes of
SDRAM. In the PCB design an extra address line was also included to allow
for this RAM to be expanded to 16 Mbytes if needed.
A compressed µCLinux system requires about 1.5 Mbytes of non-volatile
memory. This requirement and the need to store non-volatile user configu-
ration data meant that a flash memory with 4 Mbytes of storage space was
required. A ST M29DW323DT 4 Mbyte flash memory was selected. This
is an industrial-temperature-range device with a common flash interface
(CFI).
4.3.5 RS-232
An RS-232 transceiver and DB9 connector have been added to the board
to allow for terminal communications to the NIOS II embedded processor.
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This interface will allow for a communication and configuration interface to
the operating system.
4.3.6 FPGA Configuration
Altera FPGAs use SRAM cells to store configuration data, therefore the
FPGA configuration is volatile and must be programmed at start-up. Con-
figuration can be made using a number of different schemes. The active
serial (AS) configuration scheme uses low-cost serial configuration devices
that are clocked by the FPGA. During development, the devices can also be
programmed using JTAG, which also allows for internal functional data to
be gathered during operation.
Altera recommends the use of Altera EPCS serial configuration devices;
however, a much cheaper and functionally identical solution is provided by
using ST Microelectronics M25P series of serial flash devices. The M25P64
64 Mbit device was selected as it has more than sufficient capacity to store
the configuration data for a EP2C35 Cyclone II FGPA. The M25P64 can be
programmed via an external programming interface and also by the FPGA
itself and therefore can also be used to store user and program data.
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4.4 Summary
A number of different hardware design paths have been explored and eval-
uated. It was found that there is currently no application specific hardware
that would be suitable for the development of this switch without signif-
icant initial and ongoing investment. A hardware design brief has been
developed that allows for full switching functionality and hardware based
timestamping of IEEE 1588 event messages.
This design will focus around an Altera Cyclone II FPGA and a Conex-
ant CX97316 switch-on-a-chip. The combination of these devices provides
eight 10/100Mbps (also referred to as fast Ethernet) Ethernet ports, and one
10/100/1000 Mbps (gigabit) port. Consideration has been placed on the se-
lection of appropriate physical layer transceivers that provide a low level
packet delay latency variation. This design also takes into account the need
for both volatile and non-volatile memory to be used in the configuration of
the device and for the operation of a microcontroller, which will be used to
perform switch management.
Chapter 5
Design Implementation
5.1 Overview
This chapter outlines the implementation of the hardware design brief de-
scribed in Chapter 4. Reference designs were acquired for several of the
components on the board. In most cases these were the schematic and
PCB layouts of the evaluation boards of the devices. These reference de-
signs were used to help determine the layer stack of the board, power plane
layout, positioning of decoupling capacitors, BGA package breakout style,
track and via size, and whether impedance matching was applied.
The final hardware platform consists of an eight-layer printed circuit board
onwhichmore than 500 components are placed. A design of this complexity
is a first for both Tekron International Ltd and Victoria University.
5.2 Schematic Design
The design of the schematic was a large component of the project owing
to its size and complexity. Altium designer 2004 was used to lay out the
schematic and the PCB and to perform signal integrity simulations. This
process was assisted by reference designs supplied by component manufac-
turers. Schematic and PCB reference designs were obtained for the switch
54
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IC, the 10/100 Mbps PHYs, the 10/100/1000 Mbps PHY and several for
similar FPGA-based designs.
5.3 PCB Layout
The assembled printed circuit board is shown in Figure 5.1. At the front of
the PCB is placed the status LEDs, the 4× 2 10/100 RJ-45 Ethernet jack with
integrated magnetics, a single-port gigabit Ethernet RJ-45 jack and gigabit
PHY configuration headers. In the front centre behind the 8-port fast Eth-
ernet jack is the dual port National Semiconductor DP83849IF fast Ethernet
PHY devices. To the left of these four transceivers is the Marvell 88E1111
single-port gigabit Ethernet transceiver. The MII and GMII signals from
these transceivers are routed to the Cyclone II FPGA and then to the Conex-
ant CX97318 switch.
The FPGA JTAG and programming headers and serial Flash configura-
tion memory are placed behind the status LEDs along with the reset control
circuitry. TheMicron 64Mbit SDRAM is positioned to the right of the FPGA
and the ST Microelectronics 32 Mbit flash memory to the left. The oscillator
and clock control circuitry are positioned to the left of the FPGA. The power
supply is at the back right of the PCB and has been designed to allow for
multiple power supply options. The switch IC is placed near the rear of the
PCB with the switch JTAG and power supply regulation. A DB9 serial in-
terface connector and RS-232 transceiver are placed at the back end of the
PCB. Next to this is room for a mains power plug with integrated filtering.
5.3.1 Component Placement
The layout of the design is very important as there were several constraints
restricting the positioning of components. Components were placed as close
as possible to reduce board size and track lengths, balanced with the need
to leave room for device interconnects.
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Figure 5.1: Assembled switch hardware
CHAPTER 5. DESIGN IMPLEMENTATION 57
The greatest constraint on the positioning and layout of components was
due to the restriction that PHY MII, RMII and GMII signals both enter and
leave from the same logic bank of the FPGA. This constraint was due to the
restriction of the number of FPGA global signals (a high number of global
signals can cause fitting problems). Packet latency delays should also be as
small as possible.
5.4 Power Supply
5.4.1 Power Supply Requirements
One of the first hardware sections to be investigated was the power supply.
The power requirements of each of themajor components on the boardwere
determined using information from datasheets.
As can be seen in Table 5.1, there are many different voltage level and
power requirements in the design. Many of the devices used can be sup-
plied using a digital 3.3 V supply and therefore this is used as the major
supply voltage for the board with all other supplies derived from this using
linear regulators.
The power requirements of the FPGA are difficult to estimate owing to
the hardware configurable nature of the device, therefore the data used in
Table 5.1 for the FPGA are merely a rough estimate. The FPGA has been
configured to use 3.3 V I/O interfaces and the I/O signal levels for most
other components on the board are 3.3 V also. The I/O for the gigabit PHY
is 2.5 V, but the inputs are 3.3 V tolerant and all outputs from this device go
to the FPGA which, when operated at 3.3 V, is 2.5 V input-level compatible.
From the data shown in Table 5.1 the general power requirements of the
design were found. Using these data and recommended power supply ap-
plication notes supplied by Altera it was decided that the main power sup-
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Component Voltage (V) Current(mA) Analog/ Power (W) Notes
Typ Max Digital Typ Max
FPGA 1.2V int 67 228 Digital 0.08 0.274 Est.
3.3V I/O 60 Digital 0.2 Est.
1.2V PLL 10 Analog 0.033 4 PLLs
Switch 3.3V I/O 105 Digital 0.35
1.8V int 350 Digital 0.63
DP83849 3.3V 180 Digital 0.6
10/100
Mbps PHY
88E1111 2.5V AVDD 160 Analog 0.4 Isolated
10/100/1000
Mbps PHY
2.5V VDDO 37 Digital 0.09 Isolated
2.5V VDDOX 37 Digital 0.09 Isolated
2.5V VDDOH 37 Digital 0.09 Isolated
2.5V VCenTap 92.5 Digital 0.231 Non-
Isolated
1.2V DVDD 250 Digital 0.3 Internal
MT48LC4M16A2 3.3V 300 Digital 1
IT - SDRAM
M29DW323DT 3.3V 20 Digital 0.066 Max
- Flash during
write
LEDs 3.3V I/O 0.56 Digital 1.85
Table 5.1: Power requirements of components
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ply must be able to deliver at least 15 W of power. This is greater than that
shown by the table data, but was over compensated for as this is a prototype
design.
5.4.2 Galvanic Isolation
Within most industrial environments high-voltage power surges and poten-
tial differences can occur; it is therefore important for industrial electronics
to use high-voltage galvanically isolated power supplies. Current Tekron
products have power supply isolation of the order of 3 kV. This level of
isolation requires large PCB trace clearances between power supply inputs
and internal tracks and ground. The PCB clearance required for this level
of isolation is specified in the IPC-2221 Generic Standard on Printed Board
Design [25] which states that for a conductor with a polymer coating the
required spacing is 0.00305 mm/volt.
5.4.3 Power Supply Options
As this is a commercial product it is important to allow for several different
power supply options. Substations often have power sources from 24 V or
48 V DC supplies, but to allow for mains supply power is also important.
A wide-range isolated power supply covering inputs from 24 V to 240 V
would be ideal; however, there are no commercially available supplies suit-
able that allow for this range. ARCH Electronics Ltd manufacture quality
isolated AC-DC and DC-DC power supplies that are suitable for this appli-
cation.
The ASC-3.3S-E1 AC-DC power supply [10] provides 20 W at 3.3 V from
an input range of 90 - 264 VAC or 120 - 370 VDC with 3 kV isolation. The
SF30-48-3.3S DC-DC power supply [19] supplies 19.8 W at 3.3 V from a DC
input range of 18 - 75 V.
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Figure 5.2: 18-75 V isolated supply
Figure 5.3: 90-264 VAC isolated supply
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The 18 - 75 V supply can be connected with input filtering and a diode
bridge as shown in Figure 5.2. The 90 - 264 VAC supply was laid out as
in Figure 5.3; a mains-level resettable fuse is used to protect against over
current and the input side is connected to a mains plug with an integrated
filter.
Figure 5.4: 3.3V/5A switchmode supply
For prototyping purposes it was, however, suitable to power the board
from a non-isolated switch-mode supply. ANational Semiconductor LM2679
switch-mode controller was configured as in Figure 5.4 to provide a 16.5 W,
8 to 40 V DC supply.
5.4.4 FPGA Power Planes
The FPGA requires 1.2 V for its internal voltage, 3.3 V for I/O voltage refer-
ences, and separate 1.2 V analog planes for each of its phase-locked-loops.
The 3.3 V I/O reference voltage inputs are provided by a 3.3 V dedicated
power plane and one of the dedicated ground planes is separated into a
1.2 V plane for the FPGA. Ferrite bead inductors are used to separate the
1.2 V plane from each of the individual 1.2 V analog PLL planes. These
inductors isolate the PLL planes from high-frequency noise on the digital
1.2 V plane, allowing for a single 1.2 V regulator to be used for the internal
voltage requirements of the FPGA.
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Altera recommends that either a very large trace or a power plane is used
to supply power to the analog VCC inputs for the PLL. The 1.2 V planes
were made as large as possible to allow for the most amount of decoupling
capacitance with the adjoining ground plane. Each of the 1.2 V planes has
a number of added decoupling capacitors to further reduce the noise to the
voltage input pins of the FPGA.
5.4.5 Switch Power Planes
The power plane layout for the switch IC is the same as that used on the
switch evaluation kit of which the PCB layout was used as a reference. The
switch IC requires 3.3 V for its I/O reference voltage and uses a 1.8 V in-
ternal voltage. The main supply 3.3 V power plane is used to supply the
I/O reference and a 1.8 V island sourced using a linear regulator is placed
within this plane as shown in Figure 5.5.
Figure 5.5: Switch power planes
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5.4.6 Gigabit PHY Power Planes
A reference design from Marvell was used to determine the correct power
plane layout for the gigabit PHY, which requires six separate power inputs.
The device has an internal voltage input of 1.2 V, three digital 2.5 V refer-
ences for I/O, six analog 2.5 V inputs, and a ground connection. Each of
these power inputs has an associated power plane. In Figure 5.6 the image
on the left shows signal layer 3, which is not needed by the PHY for signal
routing; it is segmented into two planes, one for the internal 1.2 V reference,
and another for 2.5 V. The right image shows the segmented 3.3 V plane.
This plane is separated to provide two 2.5 V digital I/O references and one
analog 2.5 V reference.
Figure 5.6: Gigabit PHY power plane layout
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5.5 Layer Stack
The EP2C35F672I8 Cyclone II FPGA comes in a ball grid array (BGA) pack-
age. BGA packages are surface mount and, depending on the number of
pins, often require multiple PCB layers in order to reach all pins of the de-
vice. The BGA package of the FPGA restricts the thickness of the tracks from
the FPGA to the connected devices. There are three BGA package devices in
the design, the largest of which is the 672-pin FPGA, the pin layout of which
is 26 pins by 26 pins (without the four corner pins). Using only through-hole
vias (rather than blind or buried, which incur a higher manufacturing cost
and make debugging more difficult), four layers are required to access all
the pins. The switch IC is a 208-pin BGA and the 10/100/1000 Mbps PHY
comes in a 117-pin BGA package.
Figure 5.7: BGA fanout
Most PCB manufacturers restrict track widths to 4 or 5 mils (thousandth
of an inch) and aminimum hole size of between 8mils and 12 mils. All BGA
packages on the board have a 1 mm (∼ 39 mil) pitch (minimum distance
between the centre of adjacent pads) and a recommended pad size of 0.5mm
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(∼ 19.5 mil). Using a trace width and clearance of 6 mil and a via size of
12/20 mil allowed the 1 mm pitch BGA packages to fanout at a 45 degree
angle from the pads as in Figure 5.7.
Printed circuit board manufacturing costs increase significantly with each
added layer pair and the addition of buried or blind vias. As this board will
ultimately go into production, the number of layers was kept to a minimum
and no buried or blind vias were used.
Layer Purpose
1 Signal Routing Layer 1 (+GND)
2 Power Plane (GND + 1.2V)
3 Signal Routing Layer 2 (+GND)
4 Power Plane (3.3V + 1.8V)
5 Signal Routing Layer 3 (+GND, 1.2V, 2.5V)
6 Signal Routing Layer 4 (+3.3V)
7 Power Plane (GND)
8 Signal Routing Layer 5 (+GND)
Table 5.2: PCB layers
The board has a total of 14 separate power requirements, the most preva-
lent of which is 3.3 volts. It was decided that an appropriate layer stack
would have two ground planes — one 3.3 V plane and 5 signal routing lay-
ers. In places where other power planes were required, the ground plane,
3.3 V plane or one of the signal layers were be split. All empty space on
the signal layers after routing was complete was filled with copper pours of
either ground or 3.3 V allowing for return paths for signal traces, for a solid
power supply and to reduce EMI. This layer stack (Table 5.2) is similar to
those used in the reference designs.
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5.6 Clocks
The clocking requirements of this design are considerable. Not considering
the JTAG or memory clocks (as these are sourced from components), there
are in total 15 different required clock inputs, ranging in frequency from
25 MHz to 125 MHz.
Component Clock
FPGA
3 x 25 MHz clocks to PLLs
1 x 50 MHz to PLL
10/100 PHYs
4 x 25 MHz
4 x 50 MHz
10/100/1000 PHY 1 x 25 MHz
Switch
1 x 100 MHz (40/60 duty cycle)
1 x 125 MHz
Table 5.3: Required clocks
As can be seen in Table 5.3, all of these clocks are multiples of 25 MHz.
Taking into account the clocking requirements of each component, includ-
ing the jitter and accuracy required, it was noted that all clocks could be
derived from a common 25 MHz source.
5.6.1 Oscillator Selection
The accuracy of packet latency measurement is highly dependent on the
quality of oscillator used. A high-quality oscillator is characterised by good
frequency stability over a wide temperature, low frequency-drift over time,
and low jitter. In order to multiply and distribute the oscillator output to
all components, the oscillator must output a square wave. Synchronisation
packets can be used to adjust the local time and frequency of the internal
counters and therefore the oscillator should also be tuneable.
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A IVT5300DC high-quality VCTCXO (Voltage Controlled, Temperature
Compensated Oscillator) manufactured by Rakon was selected for this pur-
pose. This oscillator has a CMOS level output, a nominal frequency toler-
ance of 1.0 - 2.0 ppm (parts per million), and frequency stability of less than
3.0 ppm over an industrial-temperature range of -45 ◦C to 85 ◦C [18].
Figure 5.8: Oscillator voltage control PWM filter design
The analog voltage control for the oscillator was derived from a PWM
output from the FPGA that was fed through a 4th order active low-pass
Bessel filter. This filter (Figure 5.8) was designed analytically then simulated
using Linear Technologies LTspice/SwitcherCAD III software in order to
find the appropriate capacitor and resistor values that are available at a low
cost and allow for the least amount of ripple.
5.6.2 Clock Distribution
The highest quality clock signal required by the design is the 25 MHz clock
inputs to the FPGA phase-locked-loops. These signals must have a very low
jitter to allow for the interpolated clock packet timestamp units (described
in Section 6.4.2). The output of the VCTCXO can allow for a capacitive load-
ing of 15 pf; each of the FPGA PLL inputs has a capacitance of 5 pf and this
output must also be used to feed other clock inputs. The output must there-
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fore be buffered to ensure signal integrity. A very low jitter zero-delay buffer
was selected to provide this buffering.
Figure 5.9: Multi-output zero-delay buffer
The Cypress CY23EP05 multi-output zero-delay buffer IC was selected
as it exhibits only 22 ps typical cycle-to-cycle jitter and 13 ps typical pe-
riod jitter and has five outputs. Three of these outputs were used to clock
the FPGA PLLs, another was distributed to generate the 125 MHz clock re-
quired by the switch IC and the last to generate all other clocks.
Figure 5.9 shows the phase-aligned outputs from the CY23EP05. Imped-
ance matching series resistances are used on the 25 MHz traces to the FPGA
and for the switch clock. These clock signals to the FPGAwere also matched
in length to ensure their clock edges are completely in phase. This matching
was achieved by adding slight kinks to the traces, as can be seen in figure
5.10
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Figure 5.10: FPGA clock track length matching
The switch IC requires a 125 MHz clock signal as a reference for the giga-
bit port. The switch is some distance from other clocking sections of the
board and therefore a 25 MHz clock was used to carry the signal the major-
ity of the distance before a clock multiplier was used to multiply this clock
to 125 MHz as an input to the switch. An Integrated Device Technology
ICS601-01 low phase noise clock multiplier was used for this purpose as it
allows clocks to be multiplied by integer multiples using simple external
strapping as shown in Figure 5.11. A 100 MHz 40/60% duty cycle clock is
also required by the switch, this is generated by a spare PLL output from
the FPGA.
The other required clock signals on the board are either 50MHz or 25MHz;
a Cypress CY2308 eight-output zero-delay buffer IC was used to generate or
buffer these. This device has two I/O banks that allow for two sets of out-
put frequencies. Feedback was used to configure the device to output twice
the 25 MHz input frequency from I/O bank A and the input frequency from
I/O bank B.
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Figure 5.11: Clock multiplier for 125 MHz switch clock
Figure 5.12: Two-port multiplying zero-delay buffer
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As shown in Figure 5.12, 25 MHz clocks for two 10/100 Mbps PHYs, the
10/100/1000 Mbps PHY, and the feedback signal were sourced from I/O
bank B. The 50 MHz RMII clocks for each of the RMII PHYs, the FPGA
50 MHz clock (for the embedded microcontroller), and the switch 50 MHz
RMII reference clock were all sourced from I/O bank A. The RMII clock
signal traces were all length-matched as the RMII data lines are all clocked
using the same clock edges.
5.6.3 Reset Circuit
A reset control circuit was designed to provide the correct reset control tim-
ing for all devices other than the FPGA, which can provide its own reset
control hardware. The National DP83849 10/100 Mbps PHYs require an ac-
tive low reset signal of at least 1 µs in duration after the application of power.
The Conexant CX97316 switch requires an active low reset pulse typically
of 10 µs after power-up. A reset output from the switch provides an active
low reset signal for 2 ms after the de-assertion of the reset input that can
be used for external devices. The Marvell 88E1000 gigabit PHY requires an
active low reset 10 ms in length from power-up.
Figure 5.13: Reset control circuit
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A reset control circuit was designed to allow for the various reset timing
requirements. A Maxim reset controller was used to provide an active low
reset signal after the application of power. The MXD1818UR31 has a fixed
timeout period of 100 ms after the VCC rises above a threshold of 3.06 V.
As can be seen in Figure 5.13, the output of the reset controller can also be
pulled low by an external push button switch. The output of the reset con-
troller is fed to the switch (PORESET), the reset output of which (RSTOUT)
is used to control the reset timing of the PHYs. This sequence is important
to allow for the switch PHY management control to interact with the PHYs
correctly. The FPGA can also be used to reset each of the devices if needed
using control signals, SWITCH RST and HOLD PHY RESET.
5.6.4 Signal Connections
The 475 general-purpose I/O on the FPGA are distributed around the de-
vice in eight separate I/O banks as shown in Figure 5.14. There are internal
routing delays associated with routing signals between different I/O banks
and therefore signals between the PHYs and the switch for each port were
kept to individual banks to aid internal signal timing.
As can be seen in Figure 5.14, the MII, RMII and GMII signals for each
port were kept to individual I/O banks. This reduced the effect of internal
routing delays at the cost of long signal traces. This introduced some signal
integrity issues which are dealt with in the signal integrity Section 5.7.
Signal vias (which are used to change the PCB layer of signal paths) intro-
duce both a series inductance and parallel capacitance to a track and there-
fore were used sparingly. An iterative approach was used in the process
of assigning FPGA pins to signals in order to reduce the number of vias
required. Signals between the FPGA and all connected devices were kept
parallel to each other (taking signal crosstalk into account) to reduce the
need for crossings (which require vias).
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FPGA
10/100 PHYs
10/100/1000 PHY
SWITCH
Figure 5.14: FPGA IO distribution
The routing of signals to and from the FPGAwasmade using 6 mil tracks;
this width was used across the board for all component interconnects. A
6 mil clearance between tracks was used initially to fanout the BGA devices
but for the high-speed signals this clearance was increased to decrease the
crosstalk between signals. On nets with higher currents such as the power
supply and the LED control, the track widths were made larger where pos-
sible. Traces on bordering layers are generally kept to different orientations
to reduce the effects of signal crosstalk and ease the routing process.
5.7 Signal Integrity
When initially routing the board, connections were made to simply join sig-
nal nets without regard to signal integrity issues. This allowed for veri-
fication of the positioning of components on the board and to make sure
that all tracks could be routed to their destinations. Once this was done,
the signal integrity checking features built into Altium Designer 2004 were
used to check whether signal traces were correctly impedance matched, and
whether there was signal crosstalk. Several issues were identified using this
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process.
Signal integrity issueswere the result of several long high-frequency tracks.
Square wave signals are composed of odd integer harmonics of the base fre-
quency and therefore have frequency components much higher than that
of the base. The relative energies of the higher frequency components is de-
pendant on the rise and fall times of these signals, high frequency signals re-
quire shorter rise and fall times. These short rise and fall times contribute to
reflections and overshoot over long trace lengths as well as signal crosstalk
on parallel tracks. In a few cases crosstalk between tracks was large enough
that they could cause a change in logic value in a parallel signal net.
Effective operating frequency of the circuit:
Signalfreq[GHz] = (0.35)/Signal transmission time(nsec)
= (0.35)/(Shorter value of (Tr(rise)&Tf(fall))
= (0.35)/1 ns
= 350MHz
The GMII operates at 125 MHz and requires rise and fall times of 1 ns
[46], resulting in an effective operating frequency of 350 MHz, far above the
base clock frequency of 125 MHz. MII operates at 25 MHz, and the RMII at
50 MHz both require rise and fall times of around 2 ns.
Signals should be terminatedwhen the trace length exceeds the following:
Length = Tr/2×Rpr
(5.1)
where Tr = signal rise time and Rpr = signal propogation rate which for a
PCB made using FR4 laminate is 60 ps/cm [14].
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The 125MHz signals should therefore be terminated if they exceed 8.3 cm.
All the GMII signals are approximately 8.5 cm between the gigabit PHY and
the FPGA, and 5.8 cm between the FPGA and the switch. The longest traces
on the board are some of the RMII traces, which are up to 13 cm long.
5.7.1 IBIS (Input Output Buffer Information Specification)
Models
The signal integrity feature of Altium Designer DXP uses multiple track
and component features to determine the impedance of the tracks, pins,
and terminations in order to measure possible signal reflections and track
crosstalk. IBIS models are used to provide information about integrated
circuit input and output buffers. They specify the various parameters about
each pin on a device, including the capacitance, resistance, and inductance
and also Current vs. Voltage and Voltage vs. Time graphs.
An IBIS model file (.ibs) will typically consist of a listing of the pins with
the RLC values of the pin and a model match that will generally be consis-
tent across several of the device inputs or outputs. These models fall into
several categories depending on whether the pin is an input, output, or tris-
tate, and whether the pin has internal pull-up or pull-down resistors.
IBIS models were obtained for the majority of the components in the de-
sign except for the switch IC. The IBIS model data for another IC designed
by Zarlink (from whom Conexant acquired the CX97316, with a MII and
GMII and designed around the same period of time, was used to generate
an IBIS model for this device. Although this IBIS model is incorrect, it gave
a ball-park indication of the parameters for the device and enabled simula-
tion data to be gathered.
A small number of the IBIS models for components used in the design
were incorrect and the free Mentor Graphics Hyperlynx Visual IBIS Editor,
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which has the ability to check specification conformance, was used to verify
the models and correct errors [16]. Altium Designer DXP 2004 has some
major bugs in the IBIS import function and thereforemost of the IBISmodels
obtained for components in the design had to be altered in some way. In
most cases this was a matter of removing the ’model selector’ option within
the IBIS text file.
5.7.2 Altium Designer 2004 Signal Integrity Simulator
The Altium Designer 2004 signal integrity simulator calculates the imped-
ance of each track, uses the IBIS model information to check whether there
are any impedance matching issues, and then produces reflection Time vs.
Voltage graphs for both the signal source and termination. Both Altium De-
signer DXP 2004 and Altium Designer 6 (most recent version) have a bug in
the signal integrity simulation process. At the IBIS model specification stage
the signal nets that are associated with each pin of the model are dropped.
This bug results in having to enter simulation model settings manually for
each net before the impedance matching calculation or signal crosstalk sim-
ulations are performed.
Figure 5.15 shows the signal integrity panel, which allows for termina-
tion compensation to be placed on the traces to account for impedance mis-
match. Impedance compensation can be added to signals at this stage with-
out having to alter the PCB design. Eight termination types are provided;
with no termination being the default. In all cases, the most suitable ter-
mination technique for each track was either to add a series resistor close
to the source or to reduce signal drive strength if possible. The simulator
was used to determine the best series resistor values before the appropriate
adjustments were made to the PCB.
Signal integrity issues from signal outputs of the FPGAwere inmost cases
resolved by reducing the programmable drive strength of the outputs. The
Cyclone II allows for I/O drive strength to be set to multiples of 4 mA. In
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Figure 5.15: Signal integrity panel
most cases 8 mA drive strength was used as this allowed for the least signal
overshoot while complying to signal rise and fall time constraints.
Figure 5.16: SDRAM resistor compensation
All MII, RMII and GMII signals from the switch to the FPGA were com-
pensated. GMII tracks from the Gigabit PHY to the FPGA, and from the
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FPGA to the switch, were compensated for using series resistors. Some sig-
nal overshoot was found to occur on the SDRAM bidirectional data lines
also. Series compensation resistors were used half way down the track in
this case, as the signal transitions occur in each direction (Figure 5.16). Small
pitch resistor array packages were used in each case so as to reduce the
amount of space needed.
5.7.3 Track Length Matching
The GMII specifies the setup time between the TXD signals and the rising
edge of the gigabit transmit clock as 2 ns, and between the RXD signals
and the receive clock as 2.5 ns [46]. It is therefore essential that the TXD
track lengths are matched to each other and to the gigabit transmit clock,
and that the RXD signals are matched to each other and the receive clock.
Length matching adjustments were made to shorter tracks as can be seen in
Figure 5.17. This shows top layer tracks from the 10/100/1000 Mbps PHY
at top right towards the FPGA.
Figure 5.17: GMII track length matching
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The track length matching requirements of the MII signals are far less
important. Several of the MII track lengths were however, adjusted where
there were lengthmismatches of more than a few centimeters. In these cases
it was necessary to match the lengths to reduce the possibility of setup or
hold violations.
5.8 Prototype Manufacturing
Owing to constraints such as the ability to obtain samples of critical compo-
nents in quantities of more than two, and the overall cost of manufacture,
just two prototypes were manufactured. This manufacturing process was
organised by Startronics Ltd of Lower Hutt, New Zealand as the hardware
design contains a large number of components, most of which are surface
mount and with several BGA packages devices. The component placement
process was carried out by Startronics Ltd of Sydney, Australia so that the
placement of BGA packages could be verified with the use of an X-ray, a
facility that was not available at Startronics Ltd of Lower Hutt.
5.9 Summary
A prototype hardware design has been created with the potential to operate
as an IEEE 1588 end-to-end transparent Ethernet switch. This hardware im-
plements all requirements of the design, while taking into account the phys-
ical environment in which this switch will be used. This production-ready
prototype contains over 500 components including several high-density BGA
packaged integrated circuits. Care has been taken to ensure that this hard-
ware platform allows for flexibility in the configuration of hardware compo-
nents and also in the firmware design — the hardware has the potential to
operate in either an end-to-end or peer-to-peer configuration or as a bound-
ary clock.
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The design contains a large number of high speed data lines, steps have
therefore been made to ensure that any signal integrity issues are removed
or reduced. All 15 required clock signals have been sourced from a high-
precision clock source reducing the requirement for multiple oscillators.
Thought was given to the ability of the firmware to perform packet time-
interval measurements at a high level of accuracy, with very little jitter.
Two prototypes have beenmanufactured through Startronics Ltd of Lower
Hutt. Very few changes to the initial design were required for these hard-
ware prototypes to operate as intended. Board testing is covered further in
Section 7.2.
Chapter 6
Firmware Design
6.1 Overview
The firmware development involved the design and description of the func-
tional hardware components of the FPGA. Once the functional hardware
blocks were designed, Altera’s Quartus II development environment was
used towrite the description of these components using VHDL code. VHDL
is a hardware description language that can be used to describe the physi-
cal functionality of either fixed (in the case of application specific integrated
circuits), or programmable hardware.
An FPGA is a versatile programmable hardware platform in which basic
logic functions such as AND, OR, and NOT can be performed in parallel,
as well as bit storage. Rather than being constrained by the fixed hardware
components of a microcontroller, the hardware programmable nature of the
FPGA allows for functional hardware components to be added or removed
and for these components to communicate via any I/O pin on the device.
The firmware programming for an FPGA differs from that of a micropro-
cessor in that, rather than using an instruction set that is interpreted in a
sequential manner by a fixed piece of hardware; each functional hardware
block is completely described by the code. This allows the designer more
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freedom over the way in which data are processed by the device, but comes
at the cost of an increased design time and code size.
6.2 FPGA Functional Hardware Components
The functional blocks of the FPGA-based packet processor and switch man-
agement controller are shown in Figure 6.1. The central component of the
diagram is the FPGA, with the external memory components to the left, the
PHYs above, and the switch IC below. There are three main functional sec-
tions internal to the FPGA. The NIOS-based microcontroller core, the I2C
controller, and the packet-processing time-interval update unit.
Figure 6.1: FPGA functional hardware blocks
The NIOS II is a 32-bit configurable soft-core processor, as opposed to a
fixed, off-the-shelf microcontroller. This microcontroller core is configured
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using the SOPC (system on a programmable chip) builder feature of the Al-
tera Quartus II development environment. There are three different NIOS II
cores fromwhich to choose from; a fast core designed for high performance,
a standard core designed for small size while maintaining performance, and
an economy core designed to achieve smallest possible core size.
Altera provides a set of standard microprocessor peripheral components
such as timers, memory controllers, general-purpose I/O and UART con-
trollers. Customised peripheral controllers can also be integrated into the
design using SOPC builder and can be used to provide control and inter-
face to external components. Certain processor instructions are better per-
formed in hardware, particularly those that lend themselves well to paral-
lelism such as a CRC generator.
In Figure 6.1 FPGA sections coloured blue are Altera IP cores; the green
sections are the custom hardware components. The switch interface con-
troller is used as a hardware controller between the processor and the switch
IC’s 16-bit CPU interface, providing some timing and clocking control. The
I2C slave controller allows for unmanaged configuration of the switch via
the switch’s I2C interface. The packet processing and timestamp update
unit, combined with the CRC generator and high-precision timestamp unit
provide for the transparent switch functionality.
6.3 I2C Interface
The I2C interface is used to configure the switch in an unmanaged mode,
which is selected using strapping pins on the switch. I2C is a multi-master
bus interface consisting of two signals — clock (SCL) and data (SDA). The
switch acts as an I2C master to control the clocking and data transfer from
a single external memory device containing register configuration data, the
FPGA acts as this memory device.
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The switch contains a number of 8-bit configuration and statistics gather-
ing registers; for an unmanaged configuration the statistics gathering regis-
ters are not needed and all required configuration registers can be accessed
with 256memory addresses. These configuration registers can be used to set
options such as the port interface mode used (MII or RMII), duplex, auto-
negotiation, etc.
Figure 6.2: I2C hardware block
Figure 6.2 shows the FPGA I2C interface. The interface to the switch is
a simple, single master - single slave configuration; a cut down I2C slave
implementation was therefore designed. This interface monitors the clock
and data lines for the start condition and sends configuration data that are
clocked by the switch. Internal FPGAmemory was used to store the config-
uration data, which were mostly unchanged from the default register set-
tings except to allow for four of the fast Ethernet ports to use a MII rather
than RMII.
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FF∑
i=0
I2C register = 0 (6.1)
A state machine is used to control the transfer of data from the internal
memory to the data line using control signals from the start and stop de-
tect. A CRC (cyclic redundancy check) is calculated on the data and sent to
the I2 memory address 255 (hex-FF). The CRC is calculated by making the
two’s complement sum of register contents over all registers equal to zero
according to Equation 6.1.
The I2C data interface is externally pulled high so that multiple devices
can access this shared line. When devices are not transmitting they exhibit
a high impedance so that other devices can take control. The operation of
this interface was initially simulated in the Quartus II integrated develop-
ment environment (IDE) to verify its functionality before being tested on
the physical interface to the switch. Altera’s SignalTap Logic Analyser was
used to monitor the data transfer. This feature of the IDE allows for inter-
nal signals in the FPGA to be monitored and sent to the user interface via a
JTAG cable which simplified the debugging process.
6.4 High-Precision Timestamp Unit
The high-precision timestamp unit is key to the packet time-interval mea-
surement accuracy of the transparent switch. Timestamps are generated
when packets are both received and transmitted by the switch. Ideally, a
very high frequency time counter would be used to provide highly accurate
packet arrival and transmission times, however this would require either a
more expensive FPGA or the complication of acquiring and adding external
components to perform this task.
It has been identified in Section 3.6.3 that a level of jitter in the order of
30 ns can be achieved through a transparent switch. This jitter is the varia-
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tion in time-interval measurements through the switch. The causes of this
variation are the quantisation error of the packet time-interval counter, the
variation in PHY latency and to a much lesser extent, the drift of the on-
board oscillator. The variation in latency of the DP83849 fast Ethernet PHYs
has been shown to be approximately 1.5 ns between two MII, and 35.5 ns
between two RMII [54]. The quantisation error of the internal packet time-
interval counter should therefore be less than 16 ns if a jitter of approxi-
mately 30 ns is to be achieved.
IEEE 1588 event packets contain two fields that are used to convey the
time; a timestamp field and a time-interval field. The timestamp is an 80-bit
field consisting of 48-bits for seconds and a 32-bits for nanoseconds. The
timestamp is used to convey the number of seconds from a specific epoch
(origin of timescale). For IEEE 1588 this is 1 January 1970 00:00:00.
The time-interval field consists of a 64-bit signed-integer scaled nanosec-
onds field, which is used to represent time intervals and higher-accuracy
timestamps. This is expressed in units of nanoseconds multiplied by 2+16
and can represent both positive and negative time intervals.
For example, 2.5 ns is expressed as: (hex) 0000 0000 0002 8000
It is this field that is modified by transparent switches, and can also be
used by master and slave units requiring a higher level of precision.
6.4.1 Counter Speed Testing
By running a number of tests in the Quartus II development environment
it was found that a 48-bit counter could be clocked at frequencies slightly
better than 125 MHz for the industrial speed grade Cyclone II device. The
lowest bit of this counter oscillates at 62.5 MHz allowing for a counter res-
olution of 8 ns. As two separate timestamps are required to compute the
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packet routing time-interval, this counter granularity would result in a jitter
of 16 ns in the time-interval measurements attributed to the counter alone.
6.4.2 Interpolated Clocks
The EP2C35F672I8 Cyclone II FPGA contains four phase-locked-loops, each
of which provides three outputs configured to produce a large range of fre-
quencies and can be phase adjusted relative to each other. Phase adjustment
can bemade down to 125 ps increments. The Cyclone II PLLs are distributed
between four sides of the FPGA, which also provides 16 global clock net-
works that have been optimised for minimum clock skew and delay.
It was recognised that if the phase adjustment feature of the PLLs was
used then a number of out-of-phase clocks could provide for a higher res-
olution timestamp than a simple counter [37]. There are enough phase-
adjustable PLL outputs to produce high-precision timestamp logic using
clock interpolation while allowing for several PLL outputs to be used for
other internal and external clocking requirements.
Figure 6.3: Interpolated clocks
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Using eight phase-adjustable PLL clocks allows for timestamp granular-
ity of 1 ns or an equivalent 1 GHz counter, as can be seen in Figure 6.3.
Figure 6.4: Cross clock domain interactions
Each of these 62.5 MHz clock signals is 22.5 degrees out of phase with
each other, and for purposes of sampling has been halved in frequency from
a 125 MHz signal. The counter is clocked by the first clock with no phase
adjustment. The process of retrieving the state of the counter and clocks in-
volves a large number of cross-clock-domain communications. One central
timestamp unit must be used to ensure that incoming and outgoing packet
timestamps from the Ethernet port data lines are completely correlated as
shown in Figure 6.4. The result of this is that each of the transmit and re-
ceive port data paths must interact with each of the out-of-phase clocks in
order to retrieve a timestamp.
The jitter present on these clock signals will introduce only a small amount
of error to the measurement process. The VCTCXO generates a 25 MHz sig-
nal with jitter of approximately 0.4 ps, this clock is distributed via a zero
delay buffer, which introduces just 22 ps of cycle-to-cycle. Three 25 MHz
clock signals from this buffer are routed to the FPGA PLL inputs via PCB
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tracks that are matched in length. The Cyclone PLLs are designed to intro-
duce very little jitter and can also be configured as a jitter attenuator. At-
tempts were made to determine a figure, but this information could not be
generated. It was therefore assumed that the jitter on the interpolated clock
sources was in the order of 100 ps.
Cross clock domain interactions can often cause flip-flop metastability,
where internal register outputs take some time to settle. Flip flop metasta-
bility is the result of setup and hold-time violations, which can occur when
crossing clock domains; this results in unpredictable output states. The
problem is often removed by using two cascading flip flops with a com-
mon clock input, thereby allowing a whole clock period for a metastable
output to settle.
6.4.3 Timestamp Retrieval
Timestamps must be retrieved for each of the transmit and receive data
paths on each of the ports in order to determine the time-interval. For a
single port, this involves interactions between the packet clock domain and
each of the interpolated clock domains.
1. A fetch timestamp control signal is generated by the packet monitor-
ing and timestamp insertion unit and sent to the timestamp generation
unit
2. The timestamp unit passes this request on to each of the interpolated
clock and counter time domains
3. Each of these separate time domains synchronise this (relatively) asyn-
chronous signal and determine the current state of either the clock or
counter
4. This state is passed back to the packet time-domain with a valid-state
control signal, which prompts the packet time-domain controller to
synchronise the result
CHAPTER 6. FIRMWARE DESIGN 90
The 48-bit counter is clocked at 125 MHz and the least significant bit has a
period of 16 ns, which can therefore resolve down to 8 ns. The interpolated
clocks are combined together to provide the three least significant bits of
the resultant time-interval timestamp (as seen in Figure 6.5), thus providing
a timestamp resolution of 1 ns. The top three bits of the 48-bit counter are
not needed. The least significant 16-bits of the packet time-interval field
represent fractional nanoseconds and could be used if calibration to this
level of accuracy was possible.
Figure 6.5: Time-interval timestamp
Figure 6.6 shows the simulated process of retrieving a timestamp using
the Quartus II environment. The top three signals are 25 MHz in-phase
clocks signals fed to the FPGA PLLs, which then generate the eight out-of-
phase clocks. The packet clock is shown, this is a 25 MHz MII clock asyn-
chronous to the PLL clock outputs. The 62.5 MHz divided clocks are pic-
tured centre with the timestamp request control signal above synchronised
to the packet clock. The moment at which each of the 62.5 MHz clocks is
sampled is displayed below. This is slightly after the actual timestamp re-
quest moment as this request signal must be synchronised to each of the
62.5 MHz clock domains, but a simple, finite adjustment can be made to the
timestamp to account for this offset.
The retrieved timestamp is shown at the bottom of the simulationwith the
valid timestamp output above. This valid output control signal is a combi-
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Figure 6.6: Timestamp retrieval
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nation of each of the interpolated clock valid output signals, synchronised
to the packet clock domain.
The Quartus II development environment provides the ability to specify
maximum and minimum internal routing delays within the FPGA. These
constraints are used by the compiler to adjust the design fitting process.
Constraints were made to the timestamp retrieval control signals of each
port to ensure that the internal routing delays on these signals werematched.
6.5 PacketMonitoring and TimestampAdjustment
In order to timestamp packets on-the-fly special hardwaremust be designed
that carries out the following set of objectives:
• Monitor the packet data interface to and from the switch
• Detect IEEE 1588 timing packets (all other packets left untouched)
• Retrieve high-precision timestamps
• Make adjustments to the time-interval field of IEEE 1588 packets
6.5.1 Time-Interval Calculation
In all IEEE 1588 devices, packet timestamps need to be stored and associ-
ated with the packet. In some implementations [50], [51], and in example
block diagrams in [13], this is accomplished by retrieving other packet infor-
mation such as the source-port-identity field and packet sequence-id field,
and passing this information with the timestamp to the packet processor.
The packet processor must then locate the appropriate packet in order to
re-associate it with the timestamp, before making the appropriate time ad-
justments.
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This method could be used with the designed hardware to measure and
transmit packet switch latency information. Two possible methods would
allow for this. In order to associate packets and timestamps, the transmit-
and-receive MAC addresses of the packet could also be retrieved from the
packet and passed with the timestamp. The MAC address lookup table of
the switch can then be accessed by the processor, so that the appropriate
output port’s timestamp unit can be passed the incoming timestamp, and
adjust the packet’s time-interval field as it leaves the switch.
Another possible method would be to retrieve timestamps from both the
incoming and outgoing timestamp units and convey the time-interval mea-
surement in the packet’s associated follow-up message. If this message is
not present (as in one-step master and slave implementations) then it would
have to be generated. Both of these methods require a large amount of
packet processing and monitoring that could be avoided if the timestamps
are placed within the event messages on-the-fly.
6.5.2 One-step Timestamping, On-the-fly
One-step timestamping is the process of associating timestamps with event
messages at the time of transmission rather than in a follow-up message.
In order to achieve this with a high level of accuracy, timestamps and time-
interval measurements must be retrieved and inserted into packets on-the-
fly as they leave the device. Rather than passing timestamp information via
a separate path to the processor or transmit packet processor, as described
above, the timestamp may be inserted into the packet as it is entering the
switch. This could be done in a number of ways.
The incoming timestamp could be inserted into unused reserved fields
of the packet. Up to 44 reserved bits are present in the header of the IEEE
1588 message, and there are also several fields within the IPV4 header that
could be used for storing information. The IPv4 16-bit identification field is
normally used for identifying segments of an IP datagram, but as all IEEE
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1588 messages are independent UDP packets, this field is not required. The
16-bit fragment number field is also available for similar reasons. Using
reserved fields is not recommended by the IEEE 1588 standard however
[13], as there is the possibility that these reserved fields could be used by
future revisions of the standard.
The incoming timestamp information could instead be attached to the end
of the packet. This is made possible by the minimum inter-frame gap that
is required by Ethernet to allow for receiving PHY clock recovery units to
recover from past packet receives. The minimum inter-frame gap is defined
by the Ethernet standard [4] as 96 bit-times, which allows enough space for
a 64-bit or 80-bit timestamp. The timestamp information would be added
to the packet in the digital MII after the receive PHY, and removed before
being sent to the transmit PHY. This would, however, be in violation of the
Ethernet standard [4] and there is a possibility that this inter-frame gap is
also required by the switch ports.
It was realised that, to implement a one-step end-to-end transparent switch,
the time-interval field of event messages can be adjusted when they are re-
ceived if they are corrected when transmitted. It is therefore possible to sub-
tract the current timestamp, adjusted for incoming PHY and FPGA register
delays, from the incoming packet’s time-interval field then add the outgo-
ing timestamp on the transmit side. This would result in a correct packet
time-interval result.
Two’s complement arithmetic removes the need to account for counter
roll-over, and the maximum time the packet will spend in the switch is sig-
nificantly less than the capacity of the counter. The only case where this
process would need to be adjusted is when the time-interval field is at the
maximum possible value, in which case no adjustment should be made and
the field should be left as, or set to the maximum possible value in accor-
dance with the standard. In practice, this is an extremely unlikely occur-
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rence as the time-interval field capacity is in excess of 3.25 days.
6.5.3 Packet-Type Monitoring
In order to make the appropriate time-interval adjustments to IEEE 1588
event messages, every packet passing through the switch must have its ar-
rival time recorded and be monitored. The packet monitoring unit must
determine specific packet properties in order to determine the packet type
and make adjustments in the correct place if necessary.
+ Bits 0-3 4-7 8-15 16-18 19-31
- Preamble 10101010
- SOF 10101011
- Destination MAC
- Source MAC
- Ethertype (0800 hex)
0 Version
- 4
Header
length
Type of service Total length
32 Identification Flags Fragment offset
64 Time to live Protocol (11
hex)
Header Checksum
96 Source Address
128 Destination Address
160 Source Port Destination Port
192 Length UDP Checksum
224+ Data
+ CRC Checksum
Table 6.1: IPv4 packet structure
Table 6.1 shows the structure of a UDP/IPv4 (user datagram protocol over
internet protocol version 4) Ethernet packet. The packet preamble allows
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for the start of packet to be recognised, with the start of frame delimiter in-
dicating the start of the destination MAC address. The packet monitoring
hardware must determine when this event occurs. In order to determine
whether the packet is a UDP packet, certain packet data must be extracted.
The ethertype field of IP packets is set to hex 0800; the IP version number
does not have to be monitored as the switch will not recognise IPv6 pack-
ets. If the ethertype field indicates an IP packet, then the protocol field is
checked to determine if the transport layer protocol used is UDP. This is
indicated by a value of hex 11 in this 8-bit field.
The UDP packet spans from bits 160 to before the CRC checksum. IEEE
1588 specifies UDP source and destination port addresses to distinguish
from other UDP packets. Event messages are specified to be sent to port 319
and general messages to port 320. If the packet is identified as a UDP/IPv4
packet then this destination port field is checked to determine whether the
UDP packet being monitored is an IEEE 1588 packet.
The UDP CRC is a 16-bit error-checking field that is computed over the
IP header and the packet data. This checksum is defined within RFC 768
as — the 16-bit one’s complement of the one’s complement sum of a pseudo
header of information from the IP header, the UDP header, and the data,
padded with zero octets at the end (if necessary) to make a multiple of two
octets. In order to update the time-interval field of IEEE 1588 event mes-
sages, this checksum would ideally be recalculated. Fortunately UPD/IPv4
allows for this checksum to be set to all zeros. If this was not the case, then
whole IEEE 1588 packets would have to be held in a buffer inside the FPGA,
increasing hardware requirements and packet delay. This header checksum
is redundant when UDP is used over Ethernet as the Ethernet checksum is
calculated over the full packet data including theMAC addresses and ether-
type fields also. The UDP checksum removal is performed by the packet
monitoring unit.
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Bits
Octets Offset
7 6 5 4 3 2 1 0
transportSpecific messageType 1 0
reserved versionPTP 1 1
messageLength 2 2
domainNumber 1 4
reserved 1 5
flags 2 6
correctionField 8 8
reserved 4 16
sourcePortIdentity 10 20
sequenceID 2 30
control 1 32
logMeanMessageInterval 1 33
Data 10+ 34+
Table 6.2: IEEE 1588 event message packet structure
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Table 6.2 shows the structure of an IEEE 1588 event message. The fields
that require monitoring are the message-type field which can be used to dis-
tinguish between the different message types, such as sync, delay-request,
and other event messages and follow-up, announce and other general mes-
sages. The UDP destination port has already identified whether an event
message has been found, but this can be double-checked here. The IEEE
1588 version field is monitored to determinewhether themessage is an IEEE
1588 version 2 message.
Using all these fields, it can be determined if the packet being monitored
is an IEEE 1588 version 2 event message, being transferred over UDP/IPv4.
If this is the case, then the time-interval field must be modified.
6.5.4 Time-Interval Field Adjustment
In order to adjust the packet time-interval field, the current accumulated
time-interval must be extracted and then adjusted before being reinserted
into the packet. This requires that the packet be buffered so that the up-
dated time-interval can be placed in the correct position. The process is
represented by Figure 6.7.
Figure 6.7: Time-interval update
The incoming and outgoing time adjustment units are identical in all re-
spects except that the incoming subtracts from the time-interval field and
the outgoing adds to it and monitors for time-interval overflow. The time-
stamp gathered when the packet is first detected is adjusted for PHY delays,
routing delays (both inside and outside the FPGA) and for buffering delays
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before being sent to the adder/subtracter unit. A two’s compliment adder/-
subtracter unit is used to alter the extracted time-interval field before being
reinserted into the packet.
6.6 CRC Generator
The Ethernet cyclic redundancy check (CRC) is a 32-bit field calculated over
the whole Ethernet packet from the destination MAC address to the end
of the data field and optional data padding (to make sure the packet is of
minimum length), and is attached to the end of the packet [4]. The Ethernet
CRC is calculated using the Autodin-II polynomial (6.2):
g(x) = x32+x26+x23+x22+x16+x12+x11+x10+x8+x7+x5+x4+x2+x+1 (6.2)
This polynomial can be represented by its coefficients alone, i.e. 1 0000
0100 1100 0001 0001 1101 1011 0111. In order to calculate the value of the
four-byte CRC, the packet data should be converted to a polynomial, then
divided by the Autodin-II polynomial; the remainder of the result of this
division is the CRC. This calculation would take a large number of cycles in
a sequential process, but can be calculated in parallel in the FPGA.
As an example, to implement a CRC calculation on a 1-bit wide data bus
using the polynomial g(x) = x5 + x4 + x2 + 1, the following VHDL code
in Figure 6.8 can be used ([15]). This VHDL code describes the hardware
shown in Figure 6.9.
The registers must first be loaded with all high outputs and the resulting
CRC must be inverted and reflected. This same principle was used to de-
termine the hardware required to calculate the Ethernet CRC. Adjustments
had to be made to account for the different data path widths of the different
interfaces; RMII is 2-bit, MII is 4-bit, GMII is 8-bit.
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-- start condition detection
process (clk, data in)
begin
if clk = ’1’ and clk’event then
crc(0) <= data in xor crc(4);
crc(1) <= crc(0);
crc(2) <= data in xor crc(1) xor crc(4);
crc(3) <= crc(2);
crc(4) <= data in xor crc(3) xor crc(4);
end if;
end process;
Figure 6.8: VHDL code for 5-bit CRC
Figure 6.9: 5-bit CRC in hardware
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Figure 6.10 shows a simulation of the CRC calculation for the gigabit
GMII data. The 125 MHz data clock is shown at the top (with CRC in-
cluded for verification); the 8-bit input and output data and transmit enable
signals are shown below this. Some of the other packet monitoring con-
trol signals are also shown here such as the active packet, active IP packet,
packet length, and packet position counter. Just before the end of the packet,
an output CRC control signal is set which resets the CRC output counter to
0. This CRC output counter then controls the transmission of the resultant
CRC to the output data lines.
Figure 6.10: Gigabit CRC Calculation
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6.7 Switch Management
An important part of a network administrator’s job is to gather network
data. The network administrator must constantly:
• Monitor network performance to ensure that all links and devices are
operating as intended
• Tune the network for optimum performance by adjusting or reconfig-
uration of device parameters
• Isolate and repair failed links, devices, subsystems, and software com-
ponents
• Plan for changes and/or upgrades to the network to meet the needs of
new and growing application requirements
The simple network management protocol (SNMP) was devised to allow
for management of a wide range of devices. For a switch to implement
this, it needs to gather a management information database, termed a MIB.
The required MIBs for a switch are specified by a number of RFC (request
for comment) memorandums published by the Internet Engineering Task
Force.
6.7.1 CPU Interface
The Conexant CX97316 switch allows for several different levels of manage-
ment and configuration. The switch CPU port supports a 8/16-bit parallel
or serial + MII in managed mode, a serial only interface in lightly man-
aged mode, or an I2C interface in unmanaged mode. Unmanaged mode
was initially used to configure the switch, allowing for hardware testing
and FPGA programmable hardware development. It is intended that a full
SNMP management interface can be implemented via the 16-bit parallel in-
terface. The serial + MII may have allowed for a higher packet transfer rate,
this however was not possible as the MII is shared with the gigabit port.
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Figure 6.11: 16-bit CPU Interface
The 16-bit CPU interface is shown in Figure 6.11. This interface provides
three basic operations:
1. Configuration register access
2. Ethernet frame access
3. Control command frame access
A 3-bit address bus controls the data multiplexer that allows access to the
different internal switch interface modules. The internal configuration of
the switch is set and checked using addresses 0 and 1; address 3 is the net-
work interface which passes standard Ethernet frames from, and addressed
to, the CPU; and control frames are accessed by addresses 6 and 7 with data
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notification control via the command/status register and the interrupt reg-
ister.
6.7.2 Processor Firmware
In order to access this CPU interface, a device driver interface and program
code must be written to control the polling of the different internal data in-
terfaces and implement a TCP/IP stack in order to process Ethernet frames.
There are some TCP/IP stacks that allow for operation without an op-
erating system, but there are implementation issues that arise from non-
threaded operation. Several different operating systems have been ported
to the NIOS II processor that could be used to implement the processing
requirements. The NIOS II processor is supported by several commercial
operating systems — MicroC/OS-II by Micrum, Nucleus Plus by Mentor
Graphics, and µCLinux by SLS Solutions among others. µCLinux also has
open source community support through the µCLinux wiki [17].
In each case, a significant amount of development time must go into the
development of a device driver to the switch. Each of the commercial oper-
ating systems require a large investment to purchase both the operating sys-
tem, the TCP/IP stack and other required software component. The open
source µCLinux operating system was therefore considered as a viable de-
velopment path. µClinux for the NIOS II includes versions for Linux kernel
releases 2.0, 2.4 and 2.6 as well as a collection of user applications, libraries
and tool chains.
The large community support base for Linux simplifies the task of imple-
menting the SNMP protocol once the initial device driver interface has been
developed. µCLinux was initially evaluated using the DE2 development
board. This development board contains a Davicom DM9000A MAC/PHY
IC with a 16-bit parallel interface, for which a Linux device driver exists.
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µCLinux has been tested onboard the developed switch hardware. This
process involved building a NIOS II microprocessor system using SOPC
builder including SDRAM and flash memory interfaces among other com-
ponents. The Altera .ptf file generated by SOPC builder describes the pro-
grammable hardware and is used by the NIOS II ported µCLinux tool chain
to build a customisable kernel. For testing purposes, this tool chain was in-
stalled in an Ubuntu (popular desktop Linux distribution) virtual machine
(running under Windows) and a kernel image was built from the generated
.ptf hardware description file.
This kernel image (˜1.3MB) was loaded into the 4MByte flashmemory on
the switch board and the FPGA hardware description file (.sof) into the se-
rial flashmemory. At system power up, the FPGA hardware is programmed
from the serial flash memory, the NIOS II soft processor then controls the
extraction of the µCLinux image to the SDRAM, from which the operating
system boots.
Further development will be undertaken to develop the switch interface
device driver and implement the SNMPmanagement program. A user con-
figuration interface should also be implemented via either a web server, tel-
net or the RS-232 serial interface. This Ethernet interface could also be used
for remote upgrade of the device over Ethernet. These developments are
outside the scope of this thesis.
Chapter 7
Results and Evaluation
7.1 Overview
The following chapter outlines the process that was used to evaluate the
ability of the transparent switch to correctly and accurately monitor and
adjust IEEE 1588 timing packets for delay. This process involved testing of
the physical hardware platform before verifying the ability of the switch to
perform standard packet switching. The accuracy of the switch was then
rigorously tested using various port connections.
7.2 Hardware Testing
Initial hardware testing involved the process of determining the correct op-
eration of each of the hardware subsections separately then as a whole.
7.2.1 Power Supply Testing
The switch-mode power supply was tested using several high-power resis-
tors and was found to output 3.3 V at 5 A over a supply range of at least
8 - 40 V. This testing was fairly brief as this power supply will not be used in
the final product. All other supply voltages are derived using simple linear
regulators from the main 3.3 V supply.
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7.2.2 FPGA Testing
The FPGA was initially tested using VHDL code to output logic to the
general-purpose I/O and LEDs on the board. This allowed for the pro-
gramming and simple operation of the FPGA to be verified. Configuration
of the FPGA was performed directly using the JTAG interface, and then in-
directly by programming the serial flash device that configures the FPGA
after a reset condition.
7.2.3 Memory Testing
The parallel flash memory and SDRAM hardware interfaces were tested by
building a hardware-specific µCLinux kernel, downloading the kernel im-
age to the parallel flash memory, and booting the device using the SDRAM
(as detailed in Section 6.7.2). This allowed for both of these memory devices
to be tested at the same time. The serial flash memory was tested by the
process outlined in Section 7.2.2.
7.2.4 RS-232 Testing
The operation of the RS-232 interface was verified using the µCLinux sys-
tem. Communication to the operating system terminal console was made
via this serial interface, which was found to operate correctly.
7.2.5 Clock Testing and Calibration
The clocking hardware section was tested using an oscilloscope to deter-
mine if the frequency and shape of the clock signals were correct. A high-
precision PPS (pulse per second) signal from a Tekron International TCG01
(Figure 7.1) was used to tune the PWM oscillator control output from the
FPGA. The TCG01 is a GPS-referenced clock with various time code out-
puts accurate to better than 100 ns to UTC.
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Figure 7.1: Tekron International TCG01
Once tuned, the accuracy of the oscillator as stated in the specifications
was verified to be better than 1 ppm, when operating at 21 ◦C. The datasheet
specifies that an accuracy of 3 ppm should be held over the full industrial
temperature range of -40 ◦C to +85 ◦C [18].
7.2.6 Switch and PHY Testing
Testing of the switch involved configuring the FPGA to pass all packet in-
formation straight through to the switch without registering or changing
any data. The configuration of the switch integrated circuit was performed
via the I2C interface.
A few minor hardware changes were made so that the eight fast Ethernet
ports operated correctly. The gigabit port was not initially operational, and
was set aside so that progress with the other ports could be made. The fault
was eventually found to be caused by a solder bridge between two pins of
a resistor array, the result of incorrect placement during manufacturing by
Startronics Ltd.
The switch was found to operate correctly — all ports operate at their re-
quired speed, at full-duplex, performing MAC address learning and correct
multicast and unicast packet forwarding.
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7.2.7 General Packet Monitoring
The next step in the hardware testing was to register and record packet
data passing through the FPGA. This process is crucial to the operation
of the transparent switch. The FPGA was first configured to clock packet
data passing through the switch. Once this was achieved, FPGA memory
blocks were used to record the packet data which was then read out using
the Quartus II in-system memory content editor. This process verified the
ability of the FPGA to monitor data packets.
7.3 Firmware Design Testing
Once the hardware platform was tested and verified to be fully operational,
the FPGA firmware was designed. This process involved a large amount of
software simulation using the Quartus II development environment mixed
with actual packet monitoring and adjustment using the hardware. The dif-
ferent firmware components were tested through this development to ver-
ify their individual operation before being combined. This testing process
using the hardware identified a number of adjustments that were subse-
quently made to the firmware design.
7.3.1 IEEE 1588 Packet Monitoring
The FPGA was used to record packet data on each of the port interfaces
(RMII, MII and GMII), which were then modified to resemble IEEE 1588
packets. These data were used in the development environment to design
and simulate the process of monitoring and adjusting packets as they are
passing through the FPGA at high speed. This packet monitoring core was
then tested and verified via the hardware platform using LEDs and general-
purpose I/O to indicate the detection of different packets.
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7.3.2 CRC Adjustment
The CRC generator was mostly debugged in simulation using recorded Eth-
ernet packet data. The operation of this FPGA hardware component was
then verified by correctly monitoring and adjusting the CRC fields of all
UDP and TCP packets passing through the switch.
7.3.3 IEEE 1588 Time-Interval Adjustment
The packet monitoring core was set to detect IEEE 1588 event packets, deter-
mine the exact location of the time-interval field, and extract and update this
field before re-inserting it into the packet. This hardware core was fully de-
veloped and debugged in simulation and found to operate correctly before
hardware testing was performed. A network packet generator and monitor
were then used to test the operation of this hardware on the FPGA prior to
the availability of an IEEE 1588 master.
7.3.4 High-Precision Timestamp Unit Testing
Testing of the high-precision timestamp unit was mostly performed in sim-
ulation owing to the nature of the core. General-purpose I/O allowed for a
minimal amount of testing to be performed, but the majority of tests were
made once all programmable hardware components were combined. It was
observed that time-interval adjustments were made to a resolution of 1 ns.
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7.4 Switch Testing Environment
Most of the firmware development and testingwas carried out in simulation
owing to the fact that throughout the design process, very little testing hard-
ware was available. Fabricated packets could be sent andmonitored using a
PC that allowed for the FPGA packet monitoring and adjustment core and
CRC core to be verified. This was sufficient for most of the firmware de-
sign process, however precision timing could not be measured using this
method.
Endace Ltd, aNewZealand-based company, offer a high-precision packet-
monitoring system based upon their DAG (data acquisition and generation)
cards, synchronised using a TDS (time distribution server) module. This
system would allow for packet latency measurements with a timestamp ac-
curacy of 15 ns [33]. A system of this type would, however, be expensive
and would also be made redundant once an accurate IEEE 1588 master and
slave became available.
There are currently very few IEEE 1588 version 2 master and slave clock
products available on the market owing to the infancy of version 2 of the
standard. Symmetricom and Imsys are the only companies currently offer-
ing version 2 grandmaster clocks for sale. Symmetricom have previously
licensed the Tekron International TCG-01 product and so were approached
about the purchase of their Time Provider 5000 grandmaster clock [58]. Af-
ter much time and effort, it was found that this product could not be ob-
tained within the available timeframe.
The Imsys IM3240 IEEE 1588 version 2microcontroller development/OEM
kit can operate as an IEEE 1588 ordinary clock or grandmaster [40]. En-
quiries were made as to the availability of this kit, and after much commu-
nication, two development kits were purchased. The IM3240 could not op-
erate as an IEEE 1588 slave device, as was indicated by product brochures,
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but allowed for high-precision timestamped event messages to be gener-
ated.
Tekron International are currently developing an IEEE 1588 master and
slave clock as part of their IEEE 1588 product range development. At the
time of testing, this device could not operate as a slave clock (accurately
synchronise its local clock to an IEEE 1588 master) but could, however, pro-
duce high-precision packet arrival timestamps.
Figure 7.2: Switch test setup
Figure 7.2 shows the switch testing topology. The Imsys IM3240 is config-
ured to output a pulse-per-second signal which is used by the Tekron IEEE
1588 slave device to synchronise its local clock. The IM3240 generates IEEE
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1588 synchronisation messages at a rate of one per-second, the precision
transmit timestamps of which are sent in follow-up messages.
The Tekron International slave was configured to record the precision
receive timestamp of the sync messages, the time-interval field contained
within these sync messages, and the precision transmit timestamp (gener-
ated by the IM3240 and sent in a follow-up message), and to send these via
a serial port. It is this information a slave would use to synchronise its local
time in an IEEE 1588 network.
A desktop computer, with three network interface cards, and a laptop
were used to generate traffic to the network, simulating the presence of
other Ethernet devices which would be part of an industrial network. A
packet generator program was used to generate and send various-length
UDP packets to the broadcast MAC address FF:FF:FF:FF:FF:FF. These pack-
ets were sent continuously at various rates between continuous (1 ms gap)
and once every 7 ms. Neither the IEEE 1588 packets nor the generated pack-
ets, were given priority through the switch.
7.5 Transparent Switch Jitter
Ethernet packets can experience several sources of variation in their path
delay the majority of which is from two sources; the switch and the PHYs.
National Semiconductor state that when using a 10 m cable the DP83848
PHYs will introduce up to 1.5 ns of jitter between two MII and up to 35.5 ns
when a connection is made between two RMII. The Marval 88E1111 giga-
bit PHY introduces 80 ± 4 ns of latency to the packet transmission path
and 192 ±16 ns of latency to the packet receive path when operating at
1000 Mbps [46]. Communication via the gigabit port can therefore intro-
duce up to 8 ns of jitter to transmitted packets and 32 ns of jitter to received
packets.
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The switch will introduce a much larger delay variation, which is highly
dependent on the level of traffic. If a timing packet encounters any other
packet (independent of priority) that is in the process of being sent, then it
must wait in an output buffer. This delay is dependent on packet length.
The maximum length of standard Ethernet packets is 1518 bytes and there-
fore at 100 Mbps this delay could be up to 121.4 µs (7.1).
delay = 1518 bytes× 8 bits× 1
100Mbit
= 121.4µs (7.1)
Packet delay measurements and adjustment occur on either side of the
switch, so any delay variation it introduces is thus removed from the equa-
tion. The major sources of jitter in the time-interval measurement of the
switch are therefore those introduced by the PHYs and by the time-interval
measurement process itself.
The packet timestamping unit will introduce a quantisation error of ap-
proximately ± 0.5 ns to both the incoming and outgoing timestamps. The
timestamp unit clock jitter will introduce approximately ± 50 ps explained
in Section 6.4.2. There is also a minimal error introduced by the oscillator
drift while timing packets are passing through the switch. A packet may
experience 121.4 µs of delay introduced by other traffic (Section 7.1), ap-
proximately 11 µs of delay from the switch and approximately 1.5 µs from
FPGA register delays (Section 7.6.3). The 25 MHz oscillator, which has an
accuracy of 1 ppm, introduces just 1 ns of error per millisecond (100 ps per
100 µs) and therefore will influence the measurement by less than ± 50 ps.
The majority of the jitter expected to be introduced to timing packets as
they pass through the transparent switch is therefore the timestamp quan-
tisation jitter (approximately 2 ns per time-interval measurement) and the
PHY jitter. This equates to a total jitter of 3.5 ns when communicating via
a two MII ports, 37.5 ns between two RMII ports, and 9 ns jitter to packets
transmitted and 33 ns to those received by the GMII port.
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7.6 Packet Delay Measurements
Results were gathered for several different master-slave connection config-
urations:
• Directly connected without a switch
• Through the unconfigured switch hardware with and without traffic
• Through the switch configuredwith IEEE 1588 end-to-end transparency
with and without traffic
• Through eight transparent switch hops with and without traffic
These different configurations allowed for the verification of the calibration
and accuracy of the switch.
Testing was conducted using combinations of connections to and from
MII ports, GMII ports and RMII ports. These tests were used to verify the
packet transmit and receive latencies stated by the PHY datasheets.
All cables in the testing configurations were 2 m long CAT-5 cables. The
delay of a 2 m CAT-5 cable was determined by sending a square wave pulse
with a 2 ns rise time down each of the twisted pair wires and measuring the
difference between the rising edges using a 2.5 GS/s oscilloscope. This de-
lay was found to be approximately 11 ns ± 2 ns. This corroborates with
propagation delay guides from the ISO/IEC 11801 standard [24], which
states that the propagation delay should be approximately 550 ps/m when
operating at 33 MHz and 548 ps/m at 125 MHz. These are the analog oper-
ational frequencies of 100 Mbps and 1000 Mbps Ethernet respectively.
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7.6.1 Master and Slave Direct Connection Delay
The time-delaymeasurement capabilities of the Imsysmaster and the Tekron
slave were determined by connecting them directly together. The Tekron
slave was syntonised to the IM3240 development board using the PPS sig-
nal output from the IM3240.
Figure 7.3: Master-slave packet delay
Figure 7.3 shows the results from 10,000 measurements using a sync-
interval of 1 second. These results have been adjusted to an average time
offset of 11 ns to correspond to the propagation delay of the 2 m cable.
The packet delay measurements show an 8 ns quantisation owing to the
transmit timestamp quantisation of the Imsys IM3240 timing counter. The
packet receive quantisation from the Tekron slave is ± 40 ns, and the pps
quantisation is also ± 40 ns. These errors are verified by the absolute peak-
to-peak jitter in the measurements of 168 ns. The standard deviation of the
data values is 24.5 ns around a mean of 11 ns across the full 10,000 packets.
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7.6.2 Master to Slave Delay through a Standard Switch
The transmission time delay of 5,000 packets was then measured through
the switch configured to act as a standard switch without any packet ad-
justment. This test was conducted to determine and display the delay and
delay variation effects introduced by standard Ethernet switches before the
effects of traffic are introduced. The master and slave were both connected
to MII ports.
Figure 7.4: Standard switch without traffic
Figure 7.4 shows the measured delay between the master and slave de-
vices with no packet adjustment and no other traffic. The spread of data
values is larger than when the master and slave were directly connected,
showing a standard deviation of 27.1 ns. This increase is the result of the
variation in delay through the PHYs and connectors, and various switch
delays such as packet input and output buffering and packet destination
processing. This data set shows an average delay of 9560 ns which is simi-
lar to switch delays from other published results [28].
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7.6.3 Master and Slave Delay through Transparent Switch
For the transparent switch to be able to monitor and adjust IEEE 1588 pack-
ets as they pass through the switch, the packets must be buffered within the
FPGA. This buffering adds a constant amount to the average delay intro-
duced by the switch.
Figure 7.5: Transparent switch without traffic
Figure 7.5 illustrates this register delay. The blue data points indicate the
delay as measured by the master and slave; the red data points show the
time-interval field as measured by the switch. The average delay experi-
enced by the switch is 11069 ns. This is about 1500 ns greater than the
average through the same switch with no buffering, an increase roughly
equivalent to the expected buffering delay of 1440 ns required to alter the
time-interval field on the MII interface. The standard deviation of the mea-
sured packet delay is 27.9 ns, which is very similar to that measured through
the unconfigured switch.
Figure 7.6 shows the packet delay adjusted by the time-interval mea-
surement. This time-interval adjustment reduces the standard deviation to
CHAPTER 7. RESULTS AND EVALUATION 119
Figure 7.6: Transparent switch without traffic — adjusted by the switch
time-interval
24.8 ns, which is much smaller than that of a standard switch without traf-
fic but slightly larger than the standard deviation exhibited by a directly
connected master and slave. This indicates that the delay variation can be
attributed to both the PHYs and the switch, and that the time-interval mea-
surement has accounted for much of the switch delay variation. The packet
delay shows an average value of approximately 22.0 ns, which is very simi-
lar to the delay of two 2 m cables.
PC-based packet generators were then used to constantly transmit 1500
byte and 320 byte broadcast UDP packets to the switch. These packets
dramatically affect the delay that timing packets experience when passing
through the switch.
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MII Port to MII Port with traffic
Figure 7.7 shows the IEEE 1588 timing packet delays as measured by the
master and slave both connected via MII ports. The majority of the packets
passing through the switch do not encounter any other traffic and therefore
experience a delay of approximately 11 µs. In the case where a broadcast
UDP packet is sent to an output port just before a timing packet, the tim-
ing packet must wait for this to be sent. A 1500 byte packet transmitted at
100 Mbps is delayed by approximately 132 µs, a 320 byte packet by approx-
imately 36.6 µs.
Figure 7.7: Transparent switch with traffic (MII to MII) — measured delay
and time-interval
Figure 7.8 shows the packet delay adjusted by the switch time-interval
measurement. These data show the importance of a transparent switch; by
accounting for the variable switch delay, the packet delay variation is effec-
tively removed.
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Figure 7.8: Transparent switch with traffic (MII to MII) — adjusted packet
delay
The standard deviation of these time-interval adjusted measurements is
25.0 ns. This standard deviation of this data set is smaller even than when
using a normal switch with no traffic (27.1 ns).
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MII Port to RMII Port with traffic
Measurements were then taken with the master connected to a MII port
and the slave connected to a RMII port. Figure 7.9 shows the results 10000
measurements adjusted by the time-interval measured by the transparent
switch. These data are very similar to those obtained using a MII-to-MII
connection and show a standard deviation of 25.3 ns.
Figure 7.9: Transparent switch with traffic (MII to RMII) — adjusted packet
delay
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RMII Port to MII Port with traffic
Similar results were obtained by connecting the master to a RMII port and
the slave to a MII port. These are shown in Figure 7.10. The standard devi-
ations from this data set of 10,000 measurements was found to be 25.2 ns.
Figure 7.10: Transparent switch with traffic (RMII toMII) — adjusted packet
delay
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RMII Port to RMII Port with traffic
Figure 7.11 shows the results from measurements with both the master and
the slave connected via RMII ports. The standard deviation from this set of
data was found to be 25.0 ns.
Figure 7.11: Transparent switch with traffic (RMII to RMII) — adjusted
packet delay
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MII Port to GMII Connection to MII Port (Two Switches) No Traffic
The testing setup was altered so that the GMII jitter could be tested. Each
switch contains only a single gigabit port and the master and slave devices
both operate at a maximum speed of 100 Mbps and must therefore be at-
tached to either a 100 Mbps (MII or RMII) port. The master and slave were
both connected to MII ports on separate transparent switches that were con-
nected together via their gigabit interfaces (GMII). The result of these mea-
surements is shown in figure 7.13
Figure 7.12: Two transparent switches without traffic — adjusted packet
delay
The averages of themeasured delay (13010 ns) and time-interval (12978 ns)
differ by 32 ns, which is similar to three cable delays (˜33 ns). The standard
deviation of this set of measurements was found to be just 25.2 ns. This
slightly larger standard deviation is due to the cumulative error of the two
switches and also the gigabit PHY receive packet latency-variation.
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MII Port to GMII Connection to MII Port (Two Switches) with Traffic
The addition of traffic to this configuration was then tested. This traffic in-
creased the delay variation significantly to approximately 21794.1 ns with-
out taking the time-interval measurement into account.
Figure 7.13: Two transparent switches with traffic — adjusted packet delay
Figure 7.13 shows the results after the measurements were adjusted by
the time-interval. The standard deviation of these measurements is greatly
reduced to just 25.4 ns; marginally higher than time-interval adjusted mea-
surements without traffic.
7.6.4 Packet Delay through eight Cascaded Switches
Transparent switches were introduced to version 2 of the standard as they
provide better timing accuracy than boundary clocks in highly cascaded
networks. Just two hardware prototypes had beenmanufactured at the time
of testing and therefore firmware modifications were made in order to test
the time-interval measurement accuracy across multiple cascaded switches.
The ability of the Conexant CX97316 switch-on-a-chip to provide port-based
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VLANs (virtual local area network) was used to segment the transparent
switch into multiple 2 and 3 port switches.
Each switch was segmented by fast Ethernet port numbers 1 & 2, 3 & 4,
5 & 6, and fast Ethernet ports 7 & 8 were combined with the gigabit port 9.
This provided the ability to cascade eight transparent switches, with two
spare ports for the introduction of traffic.
Figure 7.14: Two transparent switches configured as eight cascaded
Figure 7.14 shows the configuration of the switches once each has been
segmented into four separate switches. The gigabit port (port 9) is used to
inject traffic into the same path through which the IEEE 1588 timing packets
traverse. The packet path swaps between switches at each hop so that the
packets swap between timing counter clock domains.
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Eight Cascaded Switches No Traffic
The results from 20,000 measurements of time-interval adjusted IEEE 1588
packets sent from themaster to the slave through eight cascaded transparent
switches with no other traffic are shown in Figure 7.15.
Figure 7.15: Adjusted delay measurement through eight cascaded switches
Before adjusting for the accumulated time-intervalmeasurement, the stan-
dard deviation of this data set is 49.1 ns with an average packet delay of
approximately 82 µs, owing to the effects of traffic and switch delay vari-
ation. Once the time-interval has been subtracted from each measurement
the standard deviation is reduced to 26.7 ns.
In order to determine the effect that cascaded switches introduce tomaster-
slave packet-delay measurements, 20,000 measurements were taken at dif-
ferent numbers of switch hops. As can be seen in Figure 7.16, rather than
the jitter being a simple addition between switches, these data indicate a
levelling-out of jitter. This levelling shows that the timestamping jitter in-
troduced by each switch can be additive or subtractive. These data are cor-
roborated by similar results from Hirschmann [38].
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Figure 7.16: Standard deviations through cascaded switches
Figure 7.17: Standard deviations through cascaded switches from
Hirschmann paper [38]
This effect is evenmore apparent in the standard deviationmeasurements
shown in Figure 7.17 from Hirschmann. The interpolation of the measured
standard deviations shows an apparent levelling off of the jitter introduced
by each switch hop.
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Eight Cascaded Switches with Traffic
Traffic was then injected to the gigabit port 9, which is in the same port-
based VLAN as the master. Broadcast UDP packets of 1500-bytes in length
were sent continuously with an inter-packet gap of 1 ms at 100 Mbps. The
effect of this traffic to the timing packet delay was substantial as seen in
Figure 7.18; increasing the delay from approximately 82 µs without traffic
to a maximum of just over 1 ms.
Figure 7.18: Packet delay through eight cascaded switches with traffic
If a timing packet encounters a broadcast traffic packet at each switch
output buffer then the maximum delay that packet experiences is the com-
bined transmit delay of a 1500-byte packet of 120 µs. There is a slightly high
density of delay values at around 850 µs, which indicates that the shorter-
length timing packets ’catch up’ to the longer broadcast packets. This is due
to the store-and-forward method used by the switch whereby each packet
is placed into internal SRAM before being processed; shorter packets take
less time to enter SRAM.
Figure 7.19 shows these same packets once adjusted by the accumulated
time-interval measurement. The delay variation is greatly reduced show-
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Figure 7.19: Packet delay through eight cascaded switches with traffic, ad-
justed by time-interval
ing a standard deviation of just 27.0 ns across all 7,500 measurements. A
second set of measurements were taken after resetting and rearranging the
configuration. This larger data set showed an even smaller standard devi-
ation of 26.3 ns. Although efforts have been made to reduce any ill effects
introduced by using 2 segmented switches, there is a possibility that these
results may differ if eight completely separate switches were used.
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7.7 Results Evaluation
The standard deviation of the delay between an Imsys IM3240 development
board acting as a master and a Tekron International slave when connected
directly together was found to be 24.5 ns. When connected via the uncon-
figured switch with no traffic this delay variation rises to approximately
27.1 ns. This added delay variation is due to the packet latency variation of
both the PHY and the switch.
When the master-slave connection made is via the transparent switch
with no traffic there is an increased delay owing to the packet buffering
required but the jitter introduced to the switch is reduced to approximately
24.8 ns. This indicates that the largest proportion of jitter from the uncon-
figured switch is introduced by the switch rather than the PHYs.
The results from the packet delay measurements of the different switch
topologies are shown in Table 7.1.
Configuration Standard deviation σ (ns)
Master to slave connection No traffic With traffic
Straight 24.5 N/A
Normal switch 27.1
TS: MII-to-MII 24.8 25.1
TS: MII-to-RMII 25.3
TS: RMII-to-MII 25.2
TS: RMII-to-RMII 25.0
TS: MII-GMII-MII 25.2 25.4
TS: Eight cascaded fast Ethernet 25.8 27.0
Table 7.1: Packet delay measurements
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As can be seen from the results in Table 7.1, the introduction of a switch to
the master slave connection path increases the amount of jitter on the packet
delay measurements. With a directly connected master and slave the stan-
dard deviation over 10,000 packet transmissions is 24.5 ns; the introduction
of a normal unconfigured switch to the connection path increases the stan-
dard deviation to 27.1 ns. The introduction of traffic to this path increases
this jitter considerably.
Using a single transparent switch increases the packet delay by approxi-
mately 1440 ns through a fast Ethernet port owing to the FPGA register de-
lays required for data monitoring and adjustment. The transparent switch,
however, removes the packet delay variation introduced by the switch and
thus the standard deviation across 10,000 measurements was reduced to
24.8 ns without the effects of traffic. This result indicates that the switch
IC contributes a large amount to the packet delay variation.
The introduction of traffic to the switch increases the jitter experienced
by timing packets passing through the switch. The time-interval adjusted
packet delay measurements show an increase in standard deviation which
is independent of the port interface method used.
A connection from the master-to-slave through two switches communi-
cating via the GMII ports does not show an increase in the amount of jitter
experienced by time-interval adjusted timing packets. This indicates that
although the gigabit PHY datasheet [46] states a larger packet delay varia-
tion than the National Semiconductor fast Ethernet PHYs [49], this increase
in variation is not significant.
The peak-to-peak delaymeasurementswhen communicating via the RMII
interfaces contradict those found in the National Semiconductor application
note 1507 [54]. This states that the RMII introduces at least another 34 ns
more jitter than when using a MII. The reason for this contradiction was de-
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termined to be the difference in methods used for determining the arrival
or transmission of a packet. While the application note specifies that mea-
surements should be made on RMII receive data synchronously with the
50 MHz data clock, by measuring the packet reception moment using the
receive data valid signal (RX DV) more accurate results can be achieved.
These two separate methods were tested using the hardware platform
and the synchronous receive timestamp method was found to increase the
peak-to-peak delay by approximately 20 ns. As half the fast Ethernet ports
were designed using a MII interface, and the other half using a RMII in-
terface, this result indicates that all ports can use a RMII interface, thus re-
moving the need for many data lines. The result of this reduction is that a
smaller sized FPGA may be used, therefore reducing the cost of the switch
hardware.
The results of cascading eight transparent switches yielded results far bet-
ter than that expected. Rather than producing any significant increase in the
standard deviation in the packet delay measurement results, the standard
deviation shown is just 27.0 ns. This result is similar to those obtained by
Hirschmann [38].
The time-interval adjusted packet delay measurements through eight cas-
caded switches shows a normal distribution as illustrated in Figure 7.20. It
can therefore be assumed that the peak-to-peak packet delay is approxi-
mately equal to 7 × the standard deviation σ [20].
µ± σ ⇒ 68.27%
µ± 3.29σ ⇒ 99.9%
Results from measurements by Hirschmann showed the following:
1TC : σ = 25 ns => p− p = 175 ns
7TC : σ = 34 ns => p− p = 238 ns
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Figure 7.20: Time-interval adjusted packet delay through eight cascaded
switches with traffic distribution
From these results they concluded that each switch introduces 10 ns
(238 ns - 175 ns = 63 ns over six more switches) of jitter. This was less than
the expected introduction of 10-30 ns of jitter per switch.
The results from themeasurements presented in the previous section showed
the following (an average of the single transparent switch standard devia-
tions from Table 7.1 was used):
0TS : σ = 24.5 ns => p− p = 171.5 ns
1TS : σ = 25.1 ns => p− p = 176 ns
8TS : σ = 27.0 ns => p− p = 189 ns
If conclusions similar to those made byHirschmann are taken from these
results then a single switch introduces just 4.5 ns of jitter, and each of the
eight cascaded switches introduce just 1.9 ns of jitter to the timing packet
path under the influence of traffic (189 ns - 176 ns = 13 ns over 7 more
switches). This result is much better than an accumulation of errors as the
transparent switch timestamp quantisation error introduces 2 ns of jitter to
the time-interval measurement (1 ns incoming, 1 ns outgoing) and the fast
Ethernet PHYs can introduce 1.5 ns of jitter [49].
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7.8 Summary
The hardware development platform was found to operate as intended. It
allows for a microcontroller core to run an operating system, the terminal of
which is accessible via the RS-232 interface. This operating system utilises
both the CFI flash and SDRAM, with the potential to act as a management
controller to the switch. The switch can also be configured via an I2C inter-
face.
The FPGA, which is central to the operation of the switch, can monitor
data packets on all ports operating at the highest speed possible on those
ports. The serial flash and CFI flash allow for non-volatile FPGA configura-
tion storage so that the system can operate independently as an off-the-shelf
product.
The testing environment allowed for the switch calibration and accuracy
to be verified. It was found that the switch can precisely measure packet
residence time and update the time-interval field of the packets. This time-
interval adjustment can occur through either a single switch or multiple
switches.
Transparent switches were introduced as they provide an improvement
to boundary clocks in highly cascaded networks. Time-interval measure-
ments were taken over eight cascaded switches under the influence of other
network traffic and the results indicate that a jitter of just 1.9 ns is introduced
by each switch hop. The results shown are similar to, but much improved
upon, the measurements made by Hirschmann Ltd who are considered a
market leader in industrial Ethernet.
Chapter 8
Conclusions
8.1 Overview
An IEEE 1588 end-to-end transparent Ethernet switch has been designed in
accordance with the precision time protocol. This protocol has been stan-
dardised by the IEEE 1588 version 2 draft standard, published May 2008.
The transparent switch fulfils the purpose of removing the latency varia-
tion inherent in Ethernet switches, allowing for far higher accuracy of an
IEEE 1588 synchronised Ethernet based network. This switch will hold a
critical role in Tekron International Ltd’s IEEE 1588 product range, which is
currently being developed.
This development process involved several research and design stages,
each of which has been critical to the success of this project. The first step
involved familiarisation with Ethernet and network switching. The concept
of the IEEE 1588 synchronisation process and the role that an end-to-end
transparent switch plays within an IEEE 1588 synchronised network was
then established.
The current literature on the subject of precision timing, focusing on that
over Ethernet, was researched and discussed. As this project involves the
development of a product that will have to compete in the worldwide mar-
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ketplace, it was also critical to compare and contrast the current market of-
ferings in this area. Among other points, it was found that there are very
few switches that comply with version 2 of the IEEE 1588 standard. The
requirements of an industrialised switch were researched and a general de-
velopment path was generated.
There are currently no hardware platforms or application specific inte-
grated circuits available to allow for an end-to-end transparent switch to
be developed without a significant initial and ongoing cost. A proprietary
hardware design concept was therefore established that allows for a high
precision transparent switch to be realised.
This design provides for all required Ethernet switch functionality and
standard switch features, as well as high speed and high precision packet
monitoring, timestamping and IEEE 1588 event message time-interval ad-
justment. This time-interval adjustment process can be made to packets as
they are passing through the switch ’on-the-fly’ with minimal delay.
To achieve this, the hardware incorporates a switch-on-a-chip IC to pro-
vide for all switching functionality and an FPGA to perform packet process-
ing for multiple ports in parallel. The transparent switch provides eight fast
Ethernet and one gigabit Ethernet ports in order to meet industry require-
ments.
The hardware design has been made to fit onto an eight layer printed
circuit board, which contains more than 500 individual components. The
manufacture of two hardware prototypes, including the mounting of high-
density ball grid array-packaged components was performed by an external
contractor.
The firmware development process focussed on designing a VHDL-coded
hardware description for the programmable FPGA IC. This programmable
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hardware performs packet monitoring at line speed on all ports, provides
timestamps, and corrects for the Ethernet CRC checksum. The FPGA also
incorporates an embedded processor that will be used to support switch
management, configuration and remote upgradability and an I2C slave in-
terface so the switch can be configured in an unmanaged mode.
All Ethernet packets are monitored to determine the presence of an IEEE
1588 event message, and if found, the message is timestamped, the time-
interval field of the message is corrected for switch latency, and the Ethernet
CRC field is adjusted. Timestamps with an accuracy of approximately 1 ns
are generated using a technique which utilises a high precision 25 MHz os-
cillator and the abilities of the FPGA’s phase-locked-loops. This technique
allows for very high accuracy timestamps to be achieved using a relatively
cheap FPGA.
The results chapter outlines the testing scheme used to verify the oper-
ation of the switch hardware and firmware. Each hardware section was
tested individually, then as a whole. The printed circuit board requiredmin-
imal design changes to operate as intended. A minor manufacturing fault
was discovered and corrected.
The design components of the programmable-hardware firmware were
tested in part, then as a whole, initially in simulation, then in the hard-
ware. Each of these components were found to operate correctly, allowing
for IEEE 1588 messages to be identified, timestamped and for their time-
interval fields to be adjusted at line speed as they are passing through the
switch.
An Imsys Technology development board acting as a master and Tekron
International slave receiver were used to test the ability and accuracy of
the switches time interval measurement. Both of these devices have the
ability to precisely timestamp IEEE 1588 event messages at the hardware
CHAPTER 8. CONCLUSIONS 140
level. Results from testing showed that the master and slave have the ability
to determine the packet transmission delay between the two devices to an
accuracy of ± 84 ns. Delay measurements between the two devices showed
a standard deviation of 24.5 ns across a sample set of 10000.
This testing allowed for the switch calibration to be verified and also the
accuracy at which the packet time-interval measurement can be performed.
The ability of the switch to accurately perform these measurements was de-
termined through all ports and was found to increase the standard devia-
tion of measured results to an average of just 25.2 ns. Assuming that 7 ×
the standard deviation (as in Section 7.7) represents the peak-to-peak error
in the results, the addition of a single transparent switch to the master-slave
communication path introduces approximately 4.5 ns of error to the packet
delay measurements.
Transparent switches were introduced to the standard as an improvement
over boundary clocks in highly cascaded networks. Transparent switches
are intended to introduce a constant addition of jitter to packets rather than
an increasing amount as boundary clocks can. Measurements across multi-
ple switch hops show that rather than being a simple addition of jitter, the
transparent switch introduces just 1.6 ns of jitter per switch hop across 8
cascaded switches. These results were obtained under the presence of net-
work traffic. Similar conclusions were also made in a paper presented by
Hirschmann [38].
This error can be attributed to both the quantising error of the receive
and transmit precision timestamp units and the variation in packet receive
and transmit latency through the PHYs. This testing verifies that the preci-
sion timestamp unit design can achieve close to nanosecond accuracy, and
that the IEEE 1588 transparent switch design allows for very high precision
event message time-interval measurement and adjustment.
CHAPTER 8. CONCLUSIONS 141
8.2 Future Work
The transparent switch has been designed beyond the scope of the devel-
opment project objectives. Although the transparent switch operates as in-
tended to a very high level of accuracy, a number of design features could
be added before the designed product is sold to an industrial market.
8.2.1 Linux Device Driver Design
Switch management functionality was identified as an important feature
while conducting market research. The hardware has been designed to al-
low for an interface between the embedded CPU and the switch. This can
allow for the CPU to receive Ethernet packets and also set and adjust the
setting of the switch. Both these features are necessary for the simple net-
work management protocol, and remote configuration management to be
implemented. This Ethernet interface to the embedded CPU will also pro-
vide the ability to remotely upgrade both the embedded CPU program and
kernel code, and the FPGA firmware.
The major design task for these features to be realised is the design of an
Ethernet driver to implement the hardware abstraction layer interface con-
trol between the CPU and the switch. If the device driver is Linux based,
then once the device driver design has been achieved, the process of im-
plementing the management, configuration and remote upgradability of
the switch will come relatively quickly owing to the open source nature
of Linux. The details of this task have been determined but not yet imple-
mented.
8.2.2 Hardware Modifications and Further Testing
The current hardware design allows for the printed circuit board and com-
ponents to fit within a Teko ’Dissipator’ 19” enclosure (pictured in Figure
8.1), including all prototyping headers and to operate over an industrial
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temperature range of -40 to +85 ◦C. With minimal changes this design could
be manufactured in production level quantities.
Figure 8.1: Transparent switch in 19” enclosure
There are however several changes that could be made. As the hardware
was designed as a prototyping platform, there are configuration headers
which are no longer needed. If these headers were removed and the PCB
routing adjusted then the design could be made to fit in a smaller enclosure.
Some research would have to be done to verify whether this is an important
customer requirement.
Although the hardware has been designed to withstand the conditions
within an industrial environment, this needs to be verified. This testing
would check the ability of the switch to operate correctly and accurately
over a full industrial temperature range, and to withstand other environ-
mental conditions such as EMI emissions and susceptibility, vibration, dust,
moisture, humidity, and fire resistance. Testing for these conditions is part
of Tekron’s current product certification procedure. The switch would also
benefit from an OEM wide range switching power supply.
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8.3 Summary
The project goal of designing an IEEE 1588-based end-to-end transparent
Ethernet switch for Tekron International Ltd has been met and exceeded.
The production-ready switch hardware incorporates a complex eight-layer
printed circuit board design, which is a first for both Victoria University and
Tekron International Ltd. This switch will hold a critical role in Tekron In-
ternational Ltd’s IEEE 1588 product range and future commercial viability.
The purpose of an end-to-end transparent switch - to measure IEEE 1588
event message delays - has been achieved to an accuracy of better than
± 0.8 ns across eight cascaded transparent switches. This level of accuracy
is highly notable considering the low frequency and low cost FPGA used.
These results show a level of accuracywhich is higher than results presented
by current industrial Ethernet leaders Hirschmann.
This product will be demonstrated at the ’plug fest’ of the International
Symposium on Precision Clock Synchronisation inAnnArbor, Detroit, Michi-
gan from the 21st to the 26th of September 2008.
”We are delighted with the product that Caleb has produced. The level of
innovation and new technology necessary for the completion of this project
would not have been possible without the time, effort and intellectual rigour
put in by Caleb. He has gone beyond our expectations and the requirements
that we provided at the outset of the project.”
- Ian Mills, Director, Tekron International Ltd.
Level 1, 409 Cuba Street
PO Box 31 285, Lower Hutt
New Zealand
Ph:  +64 4 566 7722
Fax:  +64 4 569 9272
www.tekroninternational.com
29 August 2008
To whom it may concern,
Caleb Gordon has recently completed the prototype development of an IEEE 1588 Transparent 
Network Switch for Tekron International Ltd. Tekron International Ltd is a leading international
provider of high precision GPS-based time synchronisation equipment which is used primarily in 
power industry applications
For Tekron International to continue growing and provide industry-leading, cutting-edge 
solutions to world markets, the IEEE 1588 protocol has been identified as a window through 
which this can be achieved.
Tekron International has a dedicated research and development team specializing in creating 
practical, user friendly and innovative, yet technically-sophisticated solutions to meet even the 
most demanding time synchronization specifications.  This is not only for the power industry but 
for all other industries where extremely accurate timing is necessary, including 
telecommunications.
We provided Caleb with a design brief that he has taken to a fully working prototype design. The
design incorporates the product within an industrially robust case.  It is in a near to production 
ready state. He has worked independently throughout this project, moving into the area of 
Ethernet switches where Tekron International has no prior experience.
The design undertaken by Caleb will form a major role within the Tekron IEEE 1588 product 
range and will be demonstrated at the ISCPS conference in Ann Arbor, USA in late September 
2008.
We are delighted with the product that Caleb has produced. The level of innovation and new 
technology necessary for the completion of this project would not have been possible without 
the time, effort and intellectual rigour put in by Caleb. He has gone beyond our expectations 
and the requirements that we provided at the outset of the project.
In our opinion he has exceeded all expectations of a Masters of Science student.  We wish to 
record our appreciation of him producing the design of a complex electronic product we consider 
will make a very favourable impact on world timing markets.
Yours faithfully
Tekron International Ltd
Ian Mills
Director
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Appendix A
CD Contents
The attached CD contains the following directory structure:
• \Thesis: A .pdf of The Design of an IEEE 1588 End-to-end Transparent
Ethernet Switch.
• \Components and IBIS models: Datasheets and IBIS models for most
components.
• \PCB: Schematic and PCB documents of the hardware design.
• \PCB \X-ray Images: X-rays of the BGA packaged components.
• \Reference Designs: Contains all reference designs used .
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